Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Write notes on clamping ?
Clamping network shifts (clamps) a signal to a different d.c level, that is it introduces a d.c. level to an a.c signal. Hence, the clamping network is also known as d.c reference signal to the video signal. The clamping network has the various circuit components like a diode, a capacitor and a resistor. The time constant for the circuit G=RC must be large so that the voltage across the capacitor does not discharge significantly when the diode is not conducting.
In the clamper circuit the diodes are assumed to be ideal. A square waveform with maximum amplitude of V is given as the input to the network. During the positive half cycle, the diode conducts, ie it acts like a short circuit. The capacitor charges to V volts. During this interval, the output which is taken across the short circuit will be V0= 0 V. During the negative half cycle, the diode is open. The output voltage can be found out by applying Kirchoff's Law.
-V-V-V0 = 0
Therefore, V0= -2V
The analysis of the clamper circuit can be done as follows. Determine the portion of the input signal that forward biases the diode. When the diode is in short circuit condition, the capacitor charges up to a level determined by the voltage across the capacitor in its equivalent open circuit state. During the open circuit condition of the diode, it is assumed that the capacitor will hold on to all its charge and therefore voltage. In the clamper networks, the total swing of the output is equal to the total swing of the input signal.
Q. With the help of circuit diagram explain a Miller Sweep generator Figure given below shows the circuit of a Miller integrator or a sweep circuit. Transistor Q1 acts as a swi
For Parity Flag PRE ( Return on Parity Even) and RPO ( Return on Parity Odd) Instructions RPE returns from the subroutine to the calling program if parity flag is not s
What is the function of DMA address register? Every DMA channel has one DMA address register. The function of this register is to keep the address of the starting memory locati
Q. Show an arrangement for multiplexing 64-to-1 by using four 16-to-1 multiplexers and one 4-to-1 multiplexer.
Q. A 345-kV, 60-Hz, three-phase transmission line delivers 600 MVA at 0.866 power factor lagging to a three-phase load connected to its receiving- end terminals. Assuming that the
What do you mean by Bezier curve? Shown B0 (1,1), B1 (2,3), B2 (4,3), B3 (3,1) the vertices of Bezier polygon, calculate seven points on Bezier curve. Write in brief the differe
Design a logic circuit with 4 inputs A, B, C & D that will produce output ‘1’ only whenever two adjacent input variables are 1’s. A & D are also to be treated as adjacent, impleme
ADI Add Immediate Instruction The bit data specified in the instruction is directly added with contents of accumulator and result of operation is stored in the accum
Mention the desirable properties of fuse materials. A fuse material must possess the properties as follows: Low resistivity - It means, thin wires can be used that will of
Q. Illustrate Frequency-shift keying? Digital transmission by FSK is a nonlinear modulation method that is appropriate for channels that lack the phase stability needed to perf
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd