Write notes on clamping, Electrical Engineering

Assignment Help:

Q. Write notes on clamping ?

Clamping network shifts (clamps) a signal to a different d.c level, that is it introduces a d.c. level to an a.c signal. Hence, the clamping network is also known as d.c reference signal to the video signal. The clamping network has the various circuit components like a diode, a capacitor and a resistor. The time constant for the circuit G=RC must be large so that the voltage across the capacitor does not discharge significantly when the diode is not conducting.

In the clamper circuit the diodes are assumed to be ideal. A square waveform with maximum amplitude of V is given as the input to the network. During the positive half cycle, the diode conducts, ie it acts like a short circuit. The capacitor charges to V volts. During this interval, the output which is taken across the short circuit will be V0= 0 V. During the negative half cycle, the diode is open. The output voltage can be found out by applying Kirchoff's Law.

-V-V-V0 = 0

Therefore, V0= -2V

The analysis of the clamper circuit can be done as follows. Determine the portion of the input signal that forward biases the diode. When the diode is in short circuit condition, the capacitor charges up to a level determined by the voltage across the capacitor in its equivalent open circuit state. During the open circuit condition of the diode, it is assumed that the capacitor will hold on to all its charge and therefore voltage. In the clamper networks, the total swing of the output is equal to the total swing of the input signal.


Related Discussions:- Write notes on clamping

Superposition theorem, how do you work it out if there are 3 sources in par...

how do you work it out if there are 3 sources in parallel?

Working hydro-electric power plant, With the help of neat diagrams illustra...

With the help of neat diagrams illustrate the construction and working of various elements used in hydro-electric power plant. Compare hydro-electric power plant with other type

Opimization, I want to know latest optimization technique and algorithm for...

I want to know latest optimization technique and algorithm for modal reduction and pid controller design

Explain from the drain characteristics, Q. Explain from the drain character...

Q. Explain from the drain characteristics that a JFET has  infinite resistance? When V GS = 0v when a positive voltage Vds has been applied across the channel and the gate

Find the approximate values of gain and phase margins, Q. Sketch the asympt...

Q. Sketch the asymptotic Bode plots for the following loop-gain functions, and find the approximate values of gain and phase margins in each case.

Schmitt triggering, schmitt triggering with emitter coupled transister

schmitt triggering with emitter coupled transister

Working of field-effect transistors, Q. Working of Field-effect transistors...

Q. Working of Field-effect transistors? Field-effect transistors (FETs) may be classified as JFETs (junction field-effect transistors), depletion MOSFETs (metal-oxide-semicondu

Which interrupt has the highest priority, TRAP has the maximum priority ...

TRAP has the maximum priority There are 2 types of interrupts external and internal. NMI has highest priority between all external interrupts,TRAP has highest priority between

Sequential circuit, a 4 bit synchronous counter uses flip flops with propag...

a 4 bit synchronous counter uses flip flops with propagation delay times of 15ns each. what will be the maximum possible time requires for change of state?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd