Write decoder functionality in only one statement in verilog, Computer Engineering

Assignment Help:

Write decoder functionality in only one statement in verilog

module decoder(

// Outputs

dout,

// Inputs

din

);

input [3:0] din;

output [15:0] dout;

assign dout = (din==15)? 15:

(din==14)? 14:

(din==13)? 13:

(din==12)? 12:

(din==11)? 11:

(din==10)? 10:

(din==9)? 9:

(din==8)? 8:

(din==7)? 7:

(din==6)? 6:

(din==5)? 5:

(din==4)? 4:

(din==3)? 3:

(din==2)? 2:

(din== 1)? 1:0;

endmodule // decoder

 


Related Discussions:- Write decoder functionality in only one statement in verilog

Illustrate about direct addressing mode, Q. Illustrate about Direct Address...

Q. Illustrate about Direct Addressing mode? In this technique operand field of instruction specifies direct address of intended operand for example if instruction LOAD 500 uses

How many select lines will have a 16 to 1 multiplexer, How many select line...

How many select lines will a 16 to 1 multiplexer will have ?   Ans. For 16 to 1 MUX four select lines will be needed to select 16 (2 4 ) inputs.

Explain about the non-repudiation, Explain about the non-repudiation? ...

Explain about the non-repudiation? Non Repudiation: Assurance which the sender is provided along with proof of delivery and which the recipient is given along with proof

Find the conversion time & conversion rate of A/D converter, Find the conve...

Find the conversion time of a Successive Approximation A/D converter which uses a 2 MHz clock and a 5-bit binary ladder containing 8V reference. What is the Conversion Rate? An

Version control systems, The next major set of tasks to tackle are delete a...

The next major set of tasks to tackle are delete and update. Version control systems typically version updates to a ?le and only store the differences between the ?les. Two system

Dimensionality of interconnection network, Dimensionality of Interconnectio...

Dimensionality of Interconnection Network Dimensionality signify the arrangement of nodes or processing elements in an interconnection network. In linear network or one dimensi

Explain the term step-wise refinement, Explain the term step-wise refinemen...

Explain the term step-wise refinement. Ans:  Step Wise Refinement  Refinement is a method of elaboration. Here one starts with a statement of function that is described a

Information systems development methodologies, Task 1:   Methodologies a...

Task 1:   Methodologies are 'regarded as a recommended series of steps and procedures to be followed in the course of developing an information system' and were introduced to im

Explain jk flip-flop using sr flip-flop, Q. Explain 4 bit Ripple counter wi...

Q. Explain 4 bit Ripple counter with necessary diagram. Q. Explain JK Master-slave Flip-flop with block diagram and logic design. Q. Explain JK flip-flop using SR flip-flop

Reading decision trees, Reading Decision Trees: However we can justifi...

Reading Decision Trees: However we can justified by see that a link between decision tree representations and logical representations that can be exploited to make it easier t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd