Write decoder functionality in only one statement in verilog, Computer Engineering

Assignment Help:

Write decoder functionality in only one statement in verilog

module decoder(

// Outputs

dout,

// Inputs

din

);

input [3:0] din;

output [15:0] dout;

assign dout = (din==15)? 15:

(din==14)? 14:

(din==13)? 13:

(din==12)? 12:

(din==11)? 11:

(din==10)? 10:

(din==9)? 9:

(din==8)? 8:

(din==7)? 7:

(din==6)? 6:

(din==5)? 5:

(din==4)? 4:

(din==3)? 3:

(din==2)? 2:

(din== 1)? 1:0;

endmodule // decoder

 


Related Discussions:- Write decoder functionality in only one statement in verilog

Hybrid model, The hybrid models are mostly tailormade models suiting to exa...

The hybrid models are mostly tailormade models suiting to exact applications. Actually these fall in the category of mixed models. Such type of application-oriented models keep cro

What are the differences between simulation and synthesis, What are the dif...

What are the differences between SIMULATION and SYNTHESIS Simulation synthesis Simulation is used to verify functionality of the circuit.. a) Functional Simulation:stud

Explain host function, Explain Host function Host function: accepts nam...

Explain Host function Host function: accepts name of floating-point guest function with single floating-point argument as its first argument, evaluates this function at x (the

Illustrate header section of a device driver, Q. Illustrate Header section ...

Q. Illustrate Header section of a device driver? Header comprises information which allows DOS to identify the driver. It also comprises pointers which allow it to chain to ot

Cohesion assignments, what can be different assignments given on this topic...

what can be different assignments given on this topic?

Difference between abstract class and interface, Abstract class: Abstract c...

Abstract class: Abstract classes are the class where one or more methods are abstract but not essentially all method has to be abstract. Abstract methods are the methods, which are

Object oriented systems analysis and design, Analysis and design form the b...

Analysis and design form the basis on any significant software artifact. Analysis is critical in terms of making sure that the final artifact actually meets user requirements (ie b

Difference between the std and class module in vb, Std Global within the p...

Std Global within the project.  Class Global throughout the all project only thing is we require to set the type lib. Class Modules can be Instantiated.

Enumerate about the specialised hardware, Enumerate about the Specialised h...

Enumerate about the Specialised hardware Specialised hardware such as protected memory or cryptographic memory module for storing and protecting the keys proves to be a good s

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd