Why process scheduling algorithm favour i/o bound processes, Computer Engineering

Assignment Help:

Suppose that a process scheduling algorithm favors those processes that have used the least processor time in the recent past. Why will this algorithm favour I/O- bound processes, but not starve CPU-bound processes?

Ans: This will favor the I/O-bound programs due to the relatively short CPU burst request through them; though, the CPU-bound programs will not starve since I/O- bound programs will relinquish the CPU relatively frequently to do their I/O.

Related Discussions:- Why process scheduling algorithm favour i/o bound processes

Difference between narrative form and documentary form, Question: (a) E...

Question: (a) Explain clearly the difference between a Proposal and a Treatment for a video production project. (b) Explain clearly the difference between Narrative form an

EME, How can i made Carnot engine

How can i made Carnot engine

Explain inheritance, Can you explain what inheritance is and an example of ...

Can you explain what inheritance is and an example of when you might use it? The process of deriving a new class from an existing class is known as Inheritance. The old class i

Do you provide storage and destruction services, Do you provide storage and...

Do you provide storage and destruction services? We will assess your storage and destruction needs as part of our evaluation process. Our destruction services can be performed

Swing, how to make a dfd of simple calculator?

how to make a dfd of simple calculator?

Briefly explain about ask, Question 1 What is modulation? Explain why i...

Question 1 What is modulation? Explain why is modulation required? 2 Briefly explain about ASK, FSK and PSK 3 Explain about the Nyquist Bandwidth and Nyquist Theorem 4

What is database integration, What is database integration? Database in...

What is database integration? Database integration is the ability to give user-friendly and cost-effective software solutions for data infrastructure management by the interfac

Design a mod-12 synchronous up counter, Design a mod-12 Synchronous up coun...

Design a mod-12 Synchronous up counter. Ans. Design of a mod 12 synchronous counter by using D-flipflops. I state table Present state Next

What is verilog function, What is Verilog function - A function is una...

What is Verilog function - A function is unable to enable a task however functions can enable other functions. - A function would carry out its required duty in zero simula

Explain frequency division multiplexing, Explain FDM and show how CCITT sta...

Explain FDM and show how CCITT standards help in building the base band? Frequency Division Multiplexing: This is the process of combining some information channels through s

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages