Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Why is the data bus in most microprocessors bidirectional while the address bus is unidirectional?
Data Bus: These lines are used to send data to memory by output ports and to receive data from memory by input ports. Thus, data bus lines are bi-directional.
Address Bus: On these lines the CPU send out the address of the memory location or I/O port that is to be written to or read from. Here, the communiation is one-way, the address is send from CPU to memory and I/O port and as these lines are unidirectional.
Instruction Length: Variable-length instructions (Intel 80x86, VAX) need multi-step fetch and decode, but permit for a much more flexible and compressed instruction set.
what is time out based schemes in concurrency control
Why disable statements are not allowed in functions? If disble statement is used in function,it invalids function and its return value. So disable statements aren't
Explain pointers We can have a pointer pointing to a structure just the same way a pointer pointing to an int, such pointers are called as structure pointers
define request edge and assignment edge
Virtual Memory is a way of extending a computer's memory by using a disk file to replicate add'l memory space. The OS remain track of these add'l memory addresses on the hard disk
One can use the event GET in a report without LDB attribute. False. no one can use the event GET in a report without attribute.
The Karnaugh map for a SOP function is given below in figure. Determine the simplified SOP Boolean expression. Ans. F= B'C' + A'C'D + B'D'
The do while Loop This is very similar to the while loop except that the test occurs at the end of the loop body. This guarantees that the loop is executed at least once before
Show that a positive logic NAND gate is equivalent to negative logic NOR gate. Ans: Positive logic denotes True or 1 with a high voltage and False or 0 with a low volt
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd