Why fet is a voltage sensitive device, Electrical Engineering

Assignment Help:

Q. Why FET is a voltage sensitive device explain from the drain characteristics?

The JFET consists of a thin layer of n-type material with two ohmic contacts,the source S and the drain D ,along with two rectifying contacts ,called the gates G .If a positive voltage is placed between drain and source,electrons will flow from source to drain .This conducting path between the source and the drain is called a channel.

Consider holding the drain source voltage fixed and varying the gate-source voltage .As the gate-source voltage is made negative ,the gate channel  pn junction is   reverse biased ,increasing the depletion red\gion between the gate and source .This decreases the channel width ,increasing the channel resistance.if the drain-source voltage  VDS is kept constant   ,the current IDS  decreases .when the gate-source voltage  is  made positive,the depletion region decreases until,for large positive gate-source voltages ,the channel opens .then the pn- junction  between gate and channel  becomes  forward biased and current flows from the gate to the source current Summarizing we find that varying the gate voltage varies the channel width ,and hence the channel resistance  .This  inturn  varies the current from drain to source,IDS .We see that it is the gate-source voltage variation which varies IDS ; thus the FET is a voltage sensitive device ,compared with the junction transistor , which is a current sensitive device.


Related Discussions:- Why fet is a voltage sensitive device

CRO probe, #question. passive probe .

#question. passive probe .

Electrical circuits and systems, Electrical circuits and systems : Elec...

Electrical circuits and systems : Electrical systems allow energy to be conveniently delivered from the point of supply to the point of application - e.g. electric railways, ca

Bode plot, Hai.. i have been given a open loop transfer function to draw a...

Hai.. i have been given a open loop transfer function to draw a bode plot with a particular K value and they asked me to find the value of K for which the phase margin becomes 45d

Draw the timing diagram for the first input pulses, Given the block diagram...

Given the block diagram of a synchronous counter shown in Figure (a), draw the timing diagram for the first input pulses, with Q 1 , Q 2 , and Q 3 initially at 0.

Describe the term pure hardware delay, Question: (a) Describe the term...

Question: (a) Describe the term "Pure Hardware Delay" in microcontroller design. (b) Name the three types of subroutines which are placed at the interrupt location in ROM a

Performance mapping & implementation plan - power supply, Importance Perfor...

Importance Performance Mapping & Implementation Plan - Power Supply Another data presentation device in which several managers find appealing is the significance-performance m

High level language - third generation language , High Level Language ( thi...

High Level Language ( third Generation Language ) The difficulties of low  level  languages are overcome  by high  level languages. In  assembly  language  mnemonics  were used

Emi, what is direct reading probe

what is direct reading probe

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd