Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Why FET is a voltage sensitive device explain from the drain characteristics?
The JFET consists of a thin layer of n-type material with two ohmic contacts,the source S and the drain D ,along with two rectifying contacts ,called the gates G .If a positive voltage is placed between drain and source,electrons will flow from source to drain .This conducting path between the source and the drain is called a channel.
Consider holding the drain source voltage fixed and varying the gate-source voltage .As the gate-source voltage is made negative ,the gate channel pn junction is reverse biased ,increasing the depletion red\gion between the gate and source .This decreases the channel width ,increasing the channel resistance.if the drain-source voltage VDS is kept constant ,the current IDS decreases .when the gate-source voltage is made positive,the depletion region decreases until,for large positive gate-source voltages ,the channel opens .then the pn- junction between gate and channel becomes forward biased and current flows from the gate to the source current Summarizing we find that varying the gate voltage varies the channel width ,and hence the channel resistance .This inturn varies the current from drain to source,IDS .We see that it is the gate-source voltage variation which varies IDS ; thus the FET is a voltage sensitive device ,compared with the junction transistor , which is a current sensitive device.
Q. What is the procedure of Binary Subtraction? The Rules of Binary subtraction 0 - 0 = 0 0 - 1 = 1 , and borrow 1 from the next more significant bit 1 -
Q Acharge of 0.1Cpasses through an electric source of 6 V from its negative to its positive terminals. Find the change in energy received by the charge. Comment onwhether the charg
applications of dynamically induced emf
Q. If a feeder circuit-breaker trips, what action is needed? Ans: First isolate the faulty feeder check the faulty area on which fault the breaker was tripped (open circuit,
A 3.2m long bar of 16mm in diameter hangs vertically and has a collar attached at the lower end calculate the max. stress induced when a weight of 80 kg falls fromaheight of 32mm o
What is the difference between “Insulating,” “Isolating,” and “Shielded Winding” transformers? Can Acme Transformers be reverse connected? . Can Transformers develop Three Phase po
Q. Some element voltages and currents are given in the network configuration of Figure. Determine the remaining voltages and currents. Also calculate the power delivered to each el
Design two converters - boost-buck (Cuk) and flyback meeting the following criteria: Vin = 15 V ... 35 V Vout = 25 V Output voltage ripple 1% peak to peak Switching frequen
what ternary alloy, composition and binary substrate can be used for an LED at 1.55 µm optical fiber windo
The assignment comprises two parts, a CPLD Design Exercise and a CPLD Design Project. The CPLD Design Exercise will enable you to acquire competance in programmable logic design
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd