Why fet is a voltage sensitive device, Electrical Engineering

Assignment Help:

Q. Why FET is a voltage sensitive device explain from the drain characteristics?

The JFET consists of a thin layer of n-type material with two ohmic contacts,the source S and the drain D ,along with two rectifying contacts ,called the gates G .If a positive voltage is placed between drain and source,electrons will flow from source to drain .This conducting path between the source and the drain is called a channel.

Consider holding the drain source voltage fixed and varying the gate-source voltage .As the gate-source voltage is made negative ,the gate channel  pn junction is   reverse biased ,increasing the depletion red\gion between the gate and source .This decreases the channel width ,increasing the channel resistance.if the drain-source voltage  VDS is kept constant   ,the current IDS  decreases .when the gate-source voltage  is  made positive,the depletion region decreases until,for large positive gate-source voltages ,the channel opens .then the pn- junction  between gate and channel  becomes  forward biased and current flows from the gate to the source current Summarizing we find that varying the gate voltage varies the channel width ,and hence the channel resistance  .This  inturn  varies the current from drain to source,IDS .We see that it is the gate-source voltage variation which varies IDS ; thus the FET is a voltage sensitive device ,compared with the junction transistor , which is a current sensitive device.


Related Discussions:- Why fet is a voltage sensitive device

Khalid, hello, I do have some exams or test samples which are related to co...

hello, I do have some exams or test samples which are related to control and procces engineering. Can you have them solved with ilestrastion of all solving steps

Sketch a typical circuit for a 2-input 4-output decoder, Q. Sketch a typica...

Q. Sketch a typical circuit for a 2-input, 4-output decoder.

Determine rc and resistance, Q. A silicon npn BJT is biased by the method s...

Q. A silicon npn BJT is biased by the method shown in Figure, with R E = 240 , R 2 = 3000 , and V CC = 24 V. The operating point corresponds to V BEQ = 0.8V, I BQ = 110 µA,

Sketch ro versus vgs, Q. Sketch g m versus v GS for a JFET with I DSS = ...

Q. Sketch g m versus v GS for a JFET with I DSS = 10 mA, V P = 3V, V A = 100 V, and v DS = 10 V. See what happens if V A →∞. Also sketch r o versus v GS .

Characteristics of transformer, Q. Characteristics of Transformer? The ...

Q. Characteristics of Transformer? The characteristics of most interest to power engineers are voltage regulation and ef?ciency. The voltage regulation of a transformer is a me

Inverting integrator circuit, Q. Consider the inverting integrator circuit ...

Q. Consider the inverting integrator circuit shown in Figure. Let C = 0.4µF and R = 0.1M. Sketch v o for a period of 0.5 s after the application of a constant input of 2 V at the

Matlab, design analog normalised low pass filter by using matlab routine ch...

design analog normalised low pass filter by using matlab routine cheb1ap

Assumption of capital asset pricing models, Q. Assumption of capital asset ...

Q. Assumption of capital asset pricing models? 1) Investor; s objective is to maximize the utility of terminal wealth: investor aims at maximizing the utility of hi9s wealth r

Explain imul instructions in 8086 family, Explain IMUL instructions in 80...

Explain IMUL instructions in 8086 family with example and their effect on flag. IMUL: It is an instruction for multiplication of two signed numbers. This result is a signed

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd