Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Why FET is a voltage sensitive device explain from the drain characteristics?
The JFET consists of a thin layer of n-type material with two ohmic contacts,the source S and the drain D ,along with two rectifying contacts ,called the gates G .If a positive voltage is placed between drain and source,electrons will flow from source to drain .This conducting path between the source and the drain is called a channel.
Consider holding the drain source voltage fixed and varying the gate-source voltage .As the gate-source voltage is made negative ,the gate channel pn junction is reverse biased ,increasing the depletion red\gion between the gate and source .This decreases the channel width ,increasing the channel resistance.if the drain-source voltage VDS is kept constant ,the current IDS decreases .when the gate-source voltage is made positive,the depletion region decreases until,for large positive gate-source voltages ,the channel opens .then the pn- junction between gate and channel becomes forward biased and current flows from the gate to the source current Summarizing we find that varying the gate voltage varies the channel width ,and hence the channel resistance .This inturn varies the current from drain to source,IDS .We see that it is the gate-source voltage variation which varies IDS ; thus the FET is a voltage sensitive device ,compared with the junction transistor , which is a current sensitive device.
Ask question #Minimum 100 wThe voltage v across a capacitor at time t seconds is given by the following table. Use the principle of least squares to fit a curve of the form v = ae
counter
Q. A transformer is rated 10 kVA, 220:110 V (rms). Consider it an ideal transformer. (a) Compute the turns ratio and the winding current ratings. (b) If a 2-load resistance
Q. Give the principle of biasing a FET amplifier. To correctly bias the FET, the gate needs to be negative with respect to the source. Bias is obtained in the following manner:
Ask question #Madvantages of 4 bit binary adder inimum 100 words accepted#
Q. Calculate the diameter of an air-filled circular waveguide? Unlike transmission lines, which operate at any frequency up to a cutoff value, waveguides have both upper and lo
Schottky diodes The schottky diodes have very fast recovery time and low forward drop. The current ratings of these diodes vary from 1A to 300 a and maximum allowable
Q. Consider two 1-C charges separated by 1min free space. Show that the force exerted on each is about one million tons.
CMOS processes: The low-performance "lateral" bipolar transistors occasionally employed in CMOS processes are sometimes designed symmetrically, i.e., with no distinction betwe
Compute the total capacitance with parallel connection: Three capacitors C 1 , C 2 and C 3 contain capacitance 20 μf, 15 μf, 30 μf, respectively. compute: 1. Charge on ea
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd