Why fet is a voltage sensitive device, Electrical Engineering

Assignment Help:

Q. Why FET is a voltage sensitive device explain from the drain characteristics?

The JFET consists of a thin layer of n-type material with two ohmic contacts,the source S and the drain D ,along with two rectifying contacts ,called the gates G .If a positive voltage is placed between drain and source,electrons will flow from source to drain .This conducting path between the source and the drain is called a channel.

Consider holding the drain source voltage fixed and varying the gate-source voltage .As the gate-source voltage is made negative ,the gate channel  pn junction is   reverse biased ,increasing the depletion red\gion between the gate and source .This decreases the channel width ,increasing the channel resistance.if the drain-source voltage  VDS is kept constant   ,the current IDS  decreases .when the gate-source voltage  is  made positive,the depletion region decreases until,for large positive gate-source voltages ,the channel opens .then the pn- junction  between gate and channel  becomes  forward biased and current flows from the gate to the source current Summarizing we find that varying the gate voltage varies the channel width ,and hence the channel resistance  .This  inturn  varies the current from drain to source,IDS .We see that it is the gate-source voltage variation which varies IDS ; thus the FET is a voltage sensitive device ,compared with the junction transistor , which is a current sensitive device.


Related Discussions:- Why fet is a voltage sensitive device

What is permeability of magnetic materials, Q. What is permeability of magn...

Q. What is permeability of magnetic material? For magnetic material media, the magnetic flux density B, expressed in tesla (T) or Wb/m 2 , and the field intensity H, expressed

Explain the delay model, Explain the delay model based on logical effort of...

Explain the delay model based on logical effort often used in estimating delays in logic cells. Hence use the model to predict the delay of a 4-input NOR logic cell with a 3 times

Explain the working of a bootstrap sweep generator, Q. Use necessary circui...

Q. Use necessary circuit and waveforms to explain the working of a Bootstrap sweep generator The bootstrap circuit illustrated in figure given below is a commonly used method f

File flops - introduction to microprocessors, File Flops The flip fl...

File Flops The flip flop is a one storage biteable   device. The basic  bistable device stores a binary  of inputs  value. the flip flops  are categorized according  to the nu

Dc machines, explain dynamically induced emf and derive expression for it

explain dynamically induced emf and derive expression for it

Determine the transfer function in notch network, Q. The twin-tee or notch ...

Q. The twin-tee or notch network shown in Figure is often used to obtain band-reject characteristics. (a) Determine the transfer function V 2 /I 1 . (b) Find the angular freq

What is enhancement mosfets, Q. What is Enhancement MOSFETS? Figure ill...

Q. What is Enhancement MOSFETS? Figure illustrates the cross-sectional structure of an n-channel enhancement MOSFET and its symbol showing as a normally off device when used fo

Determine the value of voltage using offset diode model, Use the offset dio...

Use the offset diode model with a threshold voltage of 0.6 V to determine the value of v 1 for which the diode D will first conduct in the circuit of Figure(a).

Compute the maximum value of the voltage induced in the coil, Q. The coil i...

Q. The coil is placed so that its axis of revolution is perpendicular to a uniform field, as shown in Figure If the flux per pole is 0.02 Wb, and the coil, consisting of 2 turns, i

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd