Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Why does DMA have priority over the CPU when both request a memory transfer?
The data transfer monitored by DMA controller which is called as DMA channel. The CPU is included only at the starting and end of the transfer, when the CPU wishes to read or write a block of data, it issues a command to DMA Channel by sending read/write operation, address of I/O, number of words to be read or written, as DMA have priority over the CPU when both request a memory transfer.
Program: This program compares a pair of characters entered by keyboard. ; Registers used: AX, BX, CX, DX DATA SEGMENT XX DB?
what is ment by avl tree n insertion n deletion ,2-3 tress insertion n deletion
Name some popular storage devices In contrasts with storage, which 1) retains data and programs irrespective of whether they are currently in use or not, (2) retains data
What is random access memory(RAM or MAIN MEMORY) and mention its types? The main memory in the central storage unit in a computer system. It is relatively large and fast memory
Q. Explain about Registers? A register is a group of flip-flops that store binary information and gates that controls when and how information is transferred to register. An n-
What are the layers of data description in R/3? There layesr are there:- The external layer. The ABAP/4 layer. The database layer.
Create a class called auditorium that specifies the seats in the auditorium. The class should include at least one data item: seat (two dimensional array of Char) and at least thre
What is a Multiplexer Tree? Ans Multiplexer Tree: The largest available MUX IC is 16 to 1. Meeting the larger input requires there must be a provision to expand this. It
Associative Memory Organisations The associative memory is organised in w words with b bits per word. In w x b array, every bit is known a cell. Each cell is made up of a flip-
Describe the operation of parallel in parallel out (PIPO) shift register. Ans: Parallel In Parallel Out: By the name suggests, in parallel in parallel out that is a
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd