Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Why do we need Registers?
If tcpu is cycle time of CPU which is the time taken by CPU to execute a well-defined micro-operation employing registers and tmem is memory cycle time which is the speed at which memory can be accessed by CPU then (tcpu/tmem) is in the range of 2 to 10 i.e. CPU is 2 - 10 times faster than memory. So CPU registersare the fastest temporary storage areas. So the instructions whose operands are stored in fast CPU registers can be executed fast in comparison to instructions whose operands are in main memory of a computer. Every instruction should designate the registers it will address. So a machine needs a large number of registers.
Figure: CPU with general register organisation
Q. Average data transfer rate in floppy? A floppy is about 0.64 mm thick and is available in diameters 5.25 inch and 3.5 inch. Data are arranged in form of tracks and sectors.
What is the difference among object oriented and structured oriented programming? Ans) ? Object Oriented means programme will be there in terms of Class and Object connection w
a. Describe function declaration, function definition and function cell using a suitable example. Explain the function prototype? b. What is function overloading? When do we use
Q. Explain Direct Addressing Mode with example? Direct Addressing Mode A direct operand signifies to contents of memory at an address referred by the name of the variable.
A router connects to at most K networks. How many routers R are required to connect to N networks? Derive an equation that gives R in terms of N and K. If N K and K >=2 this
How many Octets does the smallest possible IPV6 datagram contain? The maximum size of an Ipv6 datagram is 65575 bytes, with the 0 bytes Ipv6 header. Ipv6 also describe a minim
Handshake control of data transfer during an input operation: . Handshake control of data transfer during an output operation o Interface to CPU and Memory o
Define cache line. Cache block is used to refer to a set of contiguous address location of some size. Cache block is also referred to as cache line.
Q. Program size for different Instruction Set Approaches? Assumptions: Complex Instruction is: Add C, A, B having 16 bit addresses and 8 bit data operands All opera
Write a pseudocode for a program that accepts 10 numbers from a user and calculates the sum of all the numbers entered that are greater than or equal to 10.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd