Why data bus is bidirectional, Computer Engineering

Assignment Help:

Why data bus is bidirectional and address bus is unidirectional in most microprocessors?

The data bus is bidirectional because the data bus has to transfer data among the CPU and memory/I/O device, while the address bus is used to send out memory address from the CPU, as it is unidirectional.

 


Related Discussions:- Why data bus is bidirectional

Illustrate role of world wide web in field of e-commerce, Illustrate the ro...

Illustrate the role of World Wide Web into the field of e-commerce. In the 1990 year, the advent of the World Wide Web upon the Internet represented a turning point into e-com

How enterprises are using bpr in their e-business processes, One of the mos...

One of the most important competitive strategies for E-Businesses today is business process reengineering. BPR is more than automating business processes to make modest improvement

Can we use flow logic control key words in abap/4, Can we use flow logic co...

Can we use flow logic control key words in ABAP/4 and vice-versa The flow control  of a dynpro having os a few statements that syntactically ressemble ABAP/4  statements .Thou

Explain direct broadcast & limited broadcast, Explain Direct broadcast & li...

Explain Direct broadcast & limited broadcast. Broadcast is a method to send a packet to all the stat ions on an exact network at once. Broadcast systems permit the possibility

Update -task updates, Update -task updates are Asynchronous updates.

Update -task updates are Asynchronous updates.

What is paging unit, Paging Unit Paging mechanism functions with 4K -...

Paging Unit Paging mechanism functions with 4K - byte memory pages or with a new extension available to Pentium with 4M byte-memory pages. In the Pentium, with the new 4M-byt

Describe the operation of parallel in parallel out, Describe the operation ...

Describe the operation of parallel in parallel out (PIPO) shift register. Ans:  Parallel In Parallel Out: By the name suggests, in parallel in parallel out that is a

Control hazard and delayed branching, Described Instruction or control haza...

Described Instruction or control hazard? Ans: The pipeline can be stalled due to delay in the availability of an instruction. For instance, this may be a result of a miss in t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd