Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Why are high-speed memories required? Is the main memory not a high-speed memory?
The answer to second question is absolutely 'No' though why so? Then if memories are slower then how slow are they? On an average it has been found that operating speed of main memories lack by a factor of 5 to 10 than the speed of processors (like CPU or Input / Output Processors).
Additionally every instruction needs numerous memory accesses (it may range from 2 to 7 or even more sometimes). If an instruction needs even 2 memory accesses even then nearly 80% of time of executing an expression, processors waits for memory access.
The main question is what can we do to increase this processor-memory interface bandwidth? There are four potential answers to the question which are:
a) Reduce memory access time; use a faster though costly technology for main memory.
b) Access more words in a single memory access cycle which is in place of accessing one word from memory in a memory access cycle access more words.
c) Insert a high-speed memory called as Cache between processor and main memory.
d) Use associative addressing in place of random access.
program on multiple queue
Interval between the time of submission and completion of the job is? Ans. Turnaround time is the interval in between the time of submission and completion of the job.
how can we improve the way LLC and MAC are used for LAN operation.?
Q. Block diagram of an associative memory? The block diagram of an associative memory is displayed in Figure below. It comprises of a memory array and logic for m words with n
Make a spreadsheet that has on every line an integer student identification number followed by 3 quiz grades for that student. Go though that information from the spreadsheet into
Q. Explain Structure of Control Unit? A control unit has a set of input values on the foundation of which it produces an output control signal which in turn performs micro-ope
Unlike Ipv4, Ipv6 does not include which field in the base header? Unlike Ipv4, Ipv6 does not contain the Field for Fragmentation information into the base header.
explain depth buffer algorithm and its application?
State the term Organizational Structure. A business organization might be structured in many various ways, depending on the environment in that this operates. There are alwa
Define memory cycle time? It is the time delay needed between the initiations of two successive memory operations. Eg. The time among two successive read operations.
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd