Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Why are high-speed memories required? Is the main memory not a high-speed memory?
The answer to second question is absolutely 'No' though why so? Then if memories are slower then how slow are they? On an average it has been found that operating speed of main memories lack by a factor of 5 to 10 than the speed of processors (like CPU or Input / Output Processors).
Additionally every instruction needs numerous memory accesses (it may range from 2 to 7 or even more sometimes). If an instruction needs even 2 memory accesses even then nearly 80% of time of executing an expression, processors waits for memory access.
The main question is what can we do to increase this processor-memory interface bandwidth? There are four potential answers to the question which are:
a) Reduce memory access time; use a faster though costly technology for main memory.
b) Access more words in a single memory access cycle which is in place of accessing one word from memory in a memory access cycle access more words.
c) Insert a high-speed memory called as Cache between processor and main memory.
d) Use associative addressing in place of random access.
Define bus. When a word of data is transferred among units, all the bits are transferred in parallel over a set of lines called bus. In addition to the lines that take the data
What is the advantage of wrapping database calls into MTS transactions? Ans) If database calls are made within the context of a transaction, aborting the transaction will undo a
You insert rendezvous points into Vuser scripts to imitate heavy user load on the server. Rendezvous points instruct Vusers to wait during test implementation for multiple Vusers t
ID3 algorithm: Further for the calculation for information gain is the most difficult part of this algorithm. Hence ID3 performs a search whereby the search states are decisio
How are the function code handles in Flow Logic? When the User selects a function in a transaction, the system copies the function code into a specially designated
Non-Uniform Memory Access Model (NUMA) In shared memory multiprocessor systems, local memories are able to be connected with every processor. The collection of all local
What are the page headers for secondary lists? On secondary lists, the system does not show a standard page header and it does not trigger the event. TOP-OF-PAGE. To make page
Address phase: A PCI bus transaction starts having an address phase. The initiator, after seeing that it has GNT# and the bus is inactive, drives the target address onto the
What is Branch prediction logic Branch prediction logic in Pentium: Pentium microprocessor uses branch prediction logic to decrease the time needed for a branch caused by in
How do you make an image clickable in HTML? Give an example. To create an image or text clickable hyperlinks are used, that use the and tags. Such tag has different paramet
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd