Why are high-speed memories required, Computer Engineering

Assignment Help:

Q. Why are high-speed memories required? Is the main memory not a high-speed memory?

The answer to second question is absolutely 'No' though why so? Then if memories are slower then how slow are they? On an average it has been found that operating speed of main memories lack by a factor of 5 to 10 than the speed of processors (like CPU or Input / Output Processors).

Additionally every instruction needs numerous memory accesses (it may range from 2 to 7 or even more sometimes). If an instruction needs even 2 memory accesses even then nearly 80% of time of executing an expression, processors waits for memory access.

The main question is what can we do to increase this processor-memory interface bandwidth? There are four potential answers to the question which are:

a)  Reduce memory access time; use a faster though costly technology for main memory. 

b) Access more words in a single memory access cycle which is in place of accessing one word from memory in a memory access cycle access more words.

c)  Insert a high-speed memory called as Cache between processor and main memory. 

d)  Use associative addressing in place of random access.


Related Discussions:- Why are high-speed memories required

What is multiprogramming, Multiprogramming is a rapid switching of the CPU ...

Multiprogramming is a rapid switching of the CPU back and forth among processes.

Name the modes of 8255 programmable peripheral interface, What are the diff...

What are the different modes in that 8255 Programmable Peripheral Interface (PPI) can operate?  24 I/O lines in 3-8-bit port groups - A, B, C A, B can be 8-bit input

Can we convert the column data into row data, We download data which arrive...

We download data which arrives to me in a column. I need to use it in a complex sheet that requires data in a row. How can we convert the column data into row data?   Ans) H

Nanoprogramming - computer architecture, Nanoprogramming:  Second c...

Nanoprogramming:  Second compromise: nanoprogramming  it use a 2-level control storage organization  Top level is a vertical format memory  Output of the top level

Illustrate the encryption and decryption methods, Illustrate the Encryption...

Illustrate the Encryption and Decryption methods One of the best method of ensuring security is to change the form of communication. Let the messages be encoded in such a patte

Open system interconnection networking model, Q. Open System Interconnectio...

Q. Open System Interconnection Networking Model? An open system is a model which allows any two different systems to communicate regardless of their underlying architecture. Th

Using the memory map design an absolute decoding circuit, Using the memory ...

Using the memory map below; design an absolute decoding circuit.   The technique is to spot the differences between the start and stop of each device. The Ram chip has the follow

Exception handling and recursion, In the previous assignment, you implement...

In the previous assignment, you implemented a stack and a list that both inherited from the abstract class ArrayIntCollection. In this task you are supposed to extend that implemen

What is write-back or copy-back protocol, What is write-back or copy-back p...

What is write-back or copy-back protocol? For a write operation using this protocol during write-hit: the method is to update only the cache and to mark it as updated with an a

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd