When the divide overflow is generated, Computer Engineering

Assignment Help:

Divide overflow is generated when

 (A) Sign of the dividend is dissimilar from that of divisor.

 (B) Sign of the dividend is same as that of divisor.

 (C) The first part of the dividend is smaller than the divisor.

 (D) The first part of the dividend is greater than the divisor.

If the first part of the dividend is greater than the deviser, then the answer should be of greater length, then that can be hold in a register of the system. The registers are of fixed length in any processor.

 


Related Discussions:- When the divide overflow is generated

Find how many bits of adc are required to get an resolution, Find how many ...

Find how many bits of ADC are required to get an resolution of 0.5 mV if the maximum full scale voltage is 10 V Ans. Given Resolution=.5mV Full scale output=+10v %resolut

Finite automata, applications of context free grammar

applications of context free grammar

Bus master - computer architecture, Bus Master: In  computer system,  ...

Bus Master: In  computer system,  bus  mastering  is  a attribute  supported  by  various  bus  architectures  that  enables  a  device linked to the bus to initiate transacti

Reference table and a reference field, A field containing currency amounts ...

A field containing currency amounts (data type CURR) must be assigned to a reference table and a reference field. Explain. As a reference table, a system having all the valid

What do you mean by file, Q. What do you mean by File? In computer voca...

Q. What do you mean by File? In computer vocabulary, file is a collection of text or data stored on a storage device, such as a Floppy Disk or Hard Disk. If you a fresher to c

Resetting the computer, Sometime you may have to reset your computer (i.e.,...

Sometime you may have to reset your computer (i.e., Reboot DOS) when it is still running because DOS does not work accurately. To reset your computer you have two choices: 1. P

How many input ANDand OR gates are required, How many two input AND gates a...

How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB ? Ans. Here three product terms, therefore three AND gates of two inputs are needed.

Multi-layer network architectures, Multi-Layer Network Architectures: ...

Multi-Layer Network Architectures: As we considered we saw in the previous lecture that perceptrons have limited scope in the type of concepts that they can learn - but they c

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd