Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
What is Tri-state logic ?
Ans. Tri-state Logic:
In common logic circuits, there are two states of the output, as LOW and HIGH. If the output is not in the LOW state, this is absolutely in the other state that is HIGH. Likewise, if the output is not into the HIGH state, this is certainly in the LOW state. In complicated digital systems like microprocessors and microcomputers, a number of gate outputs might be essential to be linked to a common line which is referred to as a bus that in turn may be essential to drive a number of gate inputs.
While a number of gate outputs are connected to the bus, Totem pole TTL outputs leads to heating of the ICs that may find damaged and Open-collector TTL outputs causes the difficulties of loading and speed of operation. To overcome these problems, as well as low impedance outputs 0 and 1, there is a third state termed as the High-impedance state. These logic circuits wherein the output can have three states are termed as tri-state logic.
In the Tri-state Logic, as well as low impedance outputs 0 and 1, there is a third state termed as the High-impedance state. While the gate is disabled, this is in the third state.
What is recursing downwards? And its ways. The design process generally works top-down; you start with the higher level operations and proceed to describe lower level operation
Q. Binary floating-point number range? Smallest Negative number Maximum mantissa and maximum exponent = - (1 -2 -24 ) × 2 127 Largest negative number
Define a socket? An application program interface gives the details of how can an application program interacts along with protocol software. But socket API is a defacto standa
Q. Convert the following from octal to binary, decimal, hexadecimal and BCD. a) 7.7 b) 4037 c) 23.34
The device is packaged in a 80 pin PLCC device as shown.The main groupings of the pins are as follows Port A PA0 - PA7 Parallel Port or Timer Port B PB0 - PB7 Parallel Port or High
Main problems with evaluation functions: Superlatively, evaluation functions should be quick calculates. Wherever is chance they take a long time to estimate, so after then le
the various Scheduling algorithms ..
Linear Array This is a mainly fundamental interconnection pattern. In this processors are linked in a linear one-dimensional array. The intial and last processors are linked w
Define data path. The registers, the ALU, and the interconnecting bus are collectively referred to as the data path.
Q. Datatype Functions for Message Passing? Datatype: It denotes type of data in message. This field is essential in the sense that MPI supports heterogeneous computing and diff
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd