Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
What is Tri-state logic ?
Ans. Tri-state Logic:
In common logic circuits, there are two states of the output, as LOW and HIGH. If the output is not in the LOW state, this is absolutely in the other state that is HIGH. Likewise, if the output is not into the HIGH state, this is certainly in the LOW state. In complicated digital systems like microprocessors and microcomputers, a number of gate outputs might be essential to be linked to a common line which is referred to as a bus that in turn may be essential to drive a number of gate inputs.
While a number of gate outputs are connected to the bus, Totem pole TTL outputs leads to heating of the ICs that may find damaged and Open-collector TTL outputs causes the difficulties of loading and speed of operation. To overcome these problems, as well as low impedance outputs 0 and 1, there is a third state termed as the High-impedance state. These logic circuits wherein the output can have three states are termed as tri-state logic.
In the Tri-state Logic, as well as low impedance outputs 0 and 1, there is a third state termed as the High-impedance state. While the gate is disabled, this is in the third state.
Compare a decoder and a demultiplexer with suitable block diagrams. Ans. Demultiplexer has similar circuit as decoder but here e is obtained as the particular input line, the
What is Supply Chain Management? Supply Chain Management: Supply Chain Management involves developing the performance of an organization’s supply chain from its supplier
Q. Find the Physical address of instruction? Value of Instruction Pointer and holding address of instruction = 1234h Value of code segment register (CS) = 448Ah Physical
Q. Define syntax of MPI_Scan function? MPI_Scan (Sendaddr,, Receiveaddr , count, datatype, op, comm): It merges the partial values in p final results that are received in
Explain R-2R ladder D/A converter. Ans. R-2R ladder D/A converter: An R-2R ladder D/A converter is shown in Fig.(a). It uses resistors of only two values R and 2R. The inp
Vector reduction Instructions When operations on vector are being decreased to scalar items as a result then these are vector reduction instructions. These instructions are ref
Define data path. The registers, the ALU, and the interconnecting bus are collectively referred to as the data path.
Q. Describe buffer of receiving process? MPI_Gather (Sendaddr, Scount, Sdatatype, Receiveaddr, Rcount, Rdatatype,Rank, Comm): 'Using this function process with rank' rank
Question 1: a. Give NINE general properties of an MIS b. Name and explain the THREE main Problems and Issues of EIS Question 2: a. What are information systems for?
What are limitations of assembly language? i. It is changed to machine language using assembler which is time consuming when compared with machine language. ii. It is comple
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd