What is the hardware support required to implement paging, Operating System

Assignment Help:

What is the hardware support required to implement paging?

Each operating system has its own techniques for storing page tables. The majority allocates a page table for each process and a pointer to the page table is stored with the other register values in the process control block.

The hardware execution of the page table can be done in several ways. In the simplest case the page table is executing as a set of dedicated registers. These registers must be built with very high-speed logic to make the paging-address translation efficient.

The use of registers for the page table is adequate if the page table is reasonably small. For other cases the page table is kept in main memory also a page table base register (PTBR) points to the page table. Changing page tables needs changing only one register substantially reducing context-switch time.

Though the standard solution to this problem is to use a fast-lookup, special, small hardware cache called translation look-aside buffer (TLB). The TLB is an associative high speed memory. Every entry in the TLB consists of 2 parts: a value and a key. Only some TLB's stores address-space identifiers (ASID's) in an every entry of the TLB. An ASID uniquely identifies every process and is used to provide address space protection for that process. While TLB attempts to resolve virtual page numbers, it makes sure the ASID for the currently running process matches the ASID associated with the virtual page.

 


Related Discussions:- What is the hardware support required to implement paging

Linux, what is I/O management Linux

what is I/O management Linux

Major differences between capability lists and access lists, Q. What are th...

Q. What are the major differences between capability lists and access lists? Answer: An access list is a list for each object consisting of the domains with a nonempty set of

DMA block diagram, I need help,i want a brief and easy explanation to under...

I need help,i want a brief and easy explanation to understand and write in exams and easy to understand topic of DMA block diagram which Is of I/O management and scheduling? can u

#title.Kernal, Ask questiWhat is dispatcheron #Minimum 100 words accepted#

Ask questiWhat is dispatcheron #Minimum 100 words accepted#

Define program preemption, Define Program preemption The Forced de-allo...

Define Program preemption The Forced de-allocation of the CPU from a program which is executing on the CPU is known as Program preemption

Most wans utilize only a partially connected topology, Q. Most WANs utilize...

Q. Most WANs utilize only a partially connected topology. Why is this subsequently Answer: Cost. A completely connected network requires a link between every node in the netw

Server thread, Extend task 1 so that the requests are issued by the clients...

Extend task 1 so that the requests are issued by the clients instead of the server. The server now do not use the "all_requests.dat" file. Instead every client thread reads from

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd