Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. What is Random Access Memory?
We will discuss RAM as an example of sequential circuit. A memory unit is a collection of storage cells or flip flops along with associated circuits needed to transfer information in and out of device. The access time and cycle time it takes are constant and independent of location therefore the name random access memory.
Figure: Binary Cell
RAMs are arranged (logically) as words of fixed length. Memory communicates with other devices by data input and output lines and address selection lines and control lines which specify direction of transfer.
Now let's try to understand how data is stored in memory. The internal construction of a RAM of 'm' words and 'n' bits per word comprises m ×n binary cells and connected circuits for detecting particular words. Figure below displays logic diagram and block diagram of a binary cell.
The input is fed to AND gate 'a' in complemented form. Read operation is denoted by 1 on read/write signal. Thus during read operation only 'AND' gate 'c' becomes active. If cell has been selected then output will become equivalent to state of flip flop it implies that data value stored in flip flop is read. In write operation 'a' & 'b' gates become active and they set or clear J-K flip flop relying upon input value. Please note in case input is 0 then flip flop will go to reflected in state of flip-flop. So we say that input data has been stored in flip-flop or binary cell.
Figure below is extension of this binary cell to an IC RAM circuit where a 2×4 decoder is used to select one of the four words. (For 4 words we require 2 address lines) Please note that every decoder output is connected to a 4 bit word and read/write signal is given to every binary cell. Once decoder selects word, read/write input tells operation. This is derived using an OR gate since all non-selected cells will generate a zero output. When memory select input to decoder is 0 none of words is selected and contents of cell are unchanged irrespective of read/write input.
Figure: 4 × 4 RAM
Given a RAID 3 (bit-interleaved parity) with k disks, how well will large block transmits work? How well will it handle a high I/O request rate? Compare the performance to a one di
One of the fault base testing techniques is:- Mutation testing is the fault base testing.
What are the central interfaces of the R/3 system? There are three central interfaces:- Presentation Interface. Database Interface. Operating system Interface.
Instruction Set Architecture: Instruction set architecture cycle-it is smallest unit of time in a processor. superscalar processor
What are the basic components of dialog program? Screens (Dynpros) Every dialog in an SAP system is controlled by dynpros. A dynpros having of a screen And its flow log
If quicksort is so quick, why bother with anything else? If bubble sort is so bad, why even mention it? For that matter, why are there so many sorting algorithms?
Find the Regular Grammar for the following Regular Expression: a(a+b)*(ab*+ba*)b.
Details about nanoprogram
Obtain 1's and 2's complement of 1010 using only four-digit representation. Solution: 1's complement: 1's complement of 1010 is Please note that wherever you ha
Micro-Operations A micro-operation is an basic operation which is performed on data stored in registers. We can classify micro-operations into four categories: 1. Register t
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd