Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. What is Random Access Memory?
We will discuss RAM as an example of sequential circuit. A memory unit is a collection of storage cells or flip flops along with associated circuits needed to transfer information in and out of device. The access time and cycle time it takes are constant and independent of location therefore the name random access memory.
Figure: Binary Cell
RAMs are arranged (logically) as words of fixed length. Memory communicates with other devices by data input and output lines and address selection lines and control lines which specify direction of transfer.
Now let's try to understand how data is stored in memory. The internal construction of a RAM of 'm' words and 'n' bits per word comprises m ×n binary cells and connected circuits for detecting particular words. Figure below displays logic diagram and block diagram of a binary cell.
The input is fed to AND gate 'a' in complemented form. Read operation is denoted by 1 on read/write signal. Thus during read operation only 'AND' gate 'c' becomes active. If cell has been selected then output will become equivalent to state of flip flop it implies that data value stored in flip flop is read. In write operation 'a' & 'b' gates become active and they set or clear J-K flip flop relying upon input value. Please note in case input is 0 then flip flop will go to reflected in state of flip-flop. So we say that input data has been stored in flip-flop or binary cell.
Figure below is extension of this binary cell to an IC RAM circuit where a 2×4 decoder is used to select one of the four words. (For 4 words we require 2 address lines) Please note that every decoder output is connected to a 4 bit word and read/write signal is given to every binary cell. Once decoder selects word, read/write input tells operation. This is derived using an OR gate since all non-selected cells will generate a zero output. When memory select input to decoder is 0 none of words is selected and contents of cell are unchanged irrespective of read/write input.
Figure: 4 × 4 RAM
Explain about unix file system architecture
In this part you are required to review and critique a website of a café or a restaurant of your choice. Your report should be a minimum 500 words with a maximum of 1000 words. You
Write a program to mask bits D3D2D1D0 and to set bits D5D4 and to invert bits D7D6 of the AX register.
A UNIX device driver is ? Ans. A UNIX device driver is structured in two halves termed as top half and bottom half.
Q. What is Telnet explain? TELNET stands for TErminal NETwork. Telnet is both a protocol for connecting a local computer to a remote computer and a TCP/IP application. Telnet i
A dialog box, generally square, that records an on or off value.
what is complex instruction set computer and reduced complex instruction set computer
Question : a) Hard disk is an important component of a computer. What type of memory is it? b) With the help of a diagram describe its features. c) Explain its working pr
i) The width of the sorting + merging circuit is equivalent to maximum number of devices needed in a phase is O(n/2). As in the above diagram maximum number of devices for a given
The use of distributed shared memory in parallel computer architecture however the use of distributed shared memory has the problem of accessing the remote memory that results in l
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd