Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. What is Input-output processors?
let's briefly summarize the development in area of input/output functions. These can be briefed as below:
1. CPU directly controls a peripheral device.
2. Addition of I/O controller or I/O interface: CPU employs programmed I/O with no interrupts. CPU was separated from details of external I/O interfaces.
3. Contained use of I/O controllers however with interrupts: CPU need not spend time waiting for an I/O operation to be executed, increasing efficiency.
4. Direct access of I/O interface to memory through DMA: CPU involvement decreased to at beginning and at end of DMA operation.
5. CPU directs I/O processors to execute an I/O program in memory. I/O processor fetches as well as executes these instructions with no CPU intervention. This permits CPU to specify a series of I/O activities and to be interrupted only when complete sequence has been performed. With this architecture a large set of I/O devices can be managed with minimum CPU involvement.
With last two steps (4 and 5) a main change takes place with introduction of concept of an I/O interface capable of executing a program. For steps 5 the I/O interface is frequently referred to as an I/O processor and I/O channel.
SMTP Simple Mail Transfer Protocol, a protocol for sending e-mail messages among servers. Most e-mail systems that send mail over the Internet use SMTP to send messages from si
What happens when HLT instruction is implemented in processor? Ans) The Micro Processor go into the Halt-State and the buses are tri-stated.
How can we send data to external programs? Using SPA/GPA parameters(SAP memory). Using EXPORT/IMPORT data (ABAP/4 memory)
Poor Richard's cache as explained in Conference Topic 2. Suppose that a 7th word (gggg gggg) from main memory location 011110 is read and stored in cache. a) Determine the cach
how to breadboARD THE 4 BIT COMPARATOR
What is Register Set Register Set: Register set is used to keep immediate data during the implementation of instruction. This area of processor having of various registers.
what is Ambiguity in single inheritance
Memory-to-Memory Architecture : The pipelines can access vector operands, intermediate and final results directly in the main memory. This needs the higher memory bandwidth. How
What is time out mechanism. If one unit is faulty the data transfer will not be done. Such an error can be detected using time out mechanism which makes an alarm if the data tr
Target abort -computer architecture: Usually, a target holds DEVSEL# asserted through the final data phase. However, if a target desserts DEVSEL# before disconnecting without
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd