Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. What is Dynamic Random Access Memory?
RAM technology is divided into 2 technologies: Static and dynamic. A dynamic RAM (DRAM) is made with cells which store data as charge on capacitors. Absence or presence of charge on capacitor is interpreted as binary 1 or 0. Since capacitors have a natural tendency to discharge, dynamic RAM needs periodic charge refreshing to maintain data storage. Term dynamic corresponds to this tendency of stored charge to leak away even with power continuously applied.
Figure below is a typical DRAM structure for an individual cell which stores one bit. The address line is activated when bit value from this cell is to be read or written. Transistor acts as a switch which is closed (allowing current to flow) if a voltage is applied to address line and open (no current flows) if no voltage is present on address line.
For write operation a voltage signal is applied to bit line; a high voltage represents 1 and a low voltage represents 0. A signal is then applied to address line allowing a charge to be transferred to capacitor.
For read operation when address line is selected transistor turns on and charge stored on capacitor is fed out onto a bit line and to the sense amplifier. Sense amplifier compares capacitor voltage to a reference value and decides if cell contains logic 1 or logic 0. The read out from cell discharges the capacitor that should be restored to complete operation.
Even though the DRAM cell is used to store a single bit (0 or 1) it is necessary an analog device. Capacitor can store any charge value within a range. A threshold value determines whether charge is interpreted as 1 or 0.
what is line balancing
Q. What is the significance of having less memory references? As the time needed for memory reference is more than that of a register reference so increased number of memory r
Memory-to-Memory Architecture : The pipelines can access vector operands, intermediate and final results directly in the main memory. This needs the higher memory bandwidth. How
Artificial Intelligence 1. Explain about artificial intelligence? What are the achievements of AI? 2. Elaborate state space search briefly. 3. Prove that A* is optimal.
What is the difference between a subscript and an index in a table definition? Ans) A subscript is a working storage data definition item, typically a PIC (999) where a value mu
We now consider the relation between passwords and key size. For this purpose consider a cryptosystem where the user enters a key in the form of a password. Assume a password consi
Draw the ISDN address structure and explain how the addressing works? Address Structure: The ISDN address structure is demonstrated in figure. ISDN number part has a maximum
Given the subsequent FIFO and rules, how deep does the FIFO require to be to stop underflow or overflow? RULES: a. frequency(clk_A) = frequency(clk_B) / 4 b. per
Q. Find the de Broglie wavelength of electron in the fourth orbit of hydrogen atom. We know that, λ = 2πr / n λ4 = 2πr 4 / 4 = 2π (4 2 r1) / 4 = 2 X
What are the steps in executing the program? 1.Fetch 2.Decode 3.Execute 4.Store
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd