Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. What is Dynamic Random Access Memory?
RAM technology is divided into 2 technologies: Static and dynamic. A dynamic RAM (DRAM) is made with cells which store data as charge on capacitors. Absence or presence of charge on capacitor is interpreted as binary 1 or 0. Since capacitors have a natural tendency to discharge, dynamic RAM needs periodic charge refreshing to maintain data storage. Term dynamic corresponds to this tendency of stored charge to leak away even with power continuously applied.
Figure below is a typical DRAM structure for an individual cell which stores one bit. The address line is activated when bit value from this cell is to be read or written. Transistor acts as a switch which is closed (allowing current to flow) if a voltage is applied to address line and open (no current flows) if no voltage is present on address line.
For write operation a voltage signal is applied to bit line; a high voltage represents 1 and a low voltage represents 0. A signal is then applied to address line allowing a charge to be transferred to capacitor.
For read operation when address line is selected transistor turns on and charge stored on capacitor is fed out onto a bit line and to the sense amplifier. Sense amplifier compares capacitor voltage to a reference value and decides if cell contains logic 1 or logic 0. The read out from cell discharges the capacitor that should be restored to complete operation.
Even though the DRAM cell is used to store a single bit (0 or 1) it is necessary an analog device. Capacitor can store any charge value within a range. A threshold value determines whether charge is interpreted as 1 or 0.
Define exception. The term exception is used to transfer to any event that causes an interruption
Instruction Set Architecture: Instruction set architecture cycle-it is smallest unit of time in a processor. superscalar processor
How can i made Carnot engine
How can a parent and child process communicate? A parent and child can communicate by any of the normal inter-process communication schemes (pipes, sockets, message queues, sha
Q. Show MPI functions? MPI comprises hundreds of functions which are a small subset of which is enough for most practical purposes. We will discuss some of them here. Int M
What is relational database? Relational database has data that is perceived as tables. A relational DBMS manages tables of data and associated structures that enhances the func
What is application software? Give example. Application programs are usually written in a high level programming language, in which the programmer states mathematical or text p
Explain Priority encoder with an example. Ans. Priority encoder- Basically an encoder is a combinational circuit which performs the inverse operation of a decoder. The inp
What is race around condition? Ans: Race Around Condition:- Jn Kn Q(n+1) output 0 1 0 1 0 0
How is Secure Sockets Layer relied on the certificates? The Secure Sockets Layer standard is not a single protocol, but quite a set of accepted data transfer routines which a
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd