Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. What is Dynamic Random Access Memory?
RAM technology is divided into 2 technologies: Static and dynamic. A dynamic RAM (DRAM) is made with cells which store data as charge on capacitors. Absence or presence of charge on capacitor is interpreted as binary 1 or 0. Since capacitors have a natural tendency to discharge, dynamic RAM needs periodic charge refreshing to maintain data storage. Term dynamic corresponds to this tendency of stored charge to leak away even with power continuously applied.
Figure below is a typical DRAM structure for an individual cell which stores one bit. The address line is activated when bit value from this cell is to be read or written. Transistor acts as a switch which is closed (allowing current to flow) if a voltage is applied to address line and open (no current flows) if no voltage is present on address line.
For write operation a voltage signal is applied to bit line; a high voltage represents 1 and a low voltage represents 0. A signal is then applied to address line allowing a charge to be transferred to capacitor.
For read operation when address line is selected transistor turns on and charge stored on capacitor is fed out onto a bit line and to the sense amplifier. Sense amplifier compares capacitor voltage to a reference value and decides if cell contains logic 1 or logic 0. The read out from cell discharges the capacitor that should be restored to complete operation.
Even though the DRAM cell is used to store a single bit (0 or 1) it is necessary an analog device. Capacitor can store any charge value within a range. A threshold value determines whether charge is interpreted as 1 or 0.
E ngaged tone is generated in the: (A) Telephone instrument of calling subscriber (B) Telephone instrument of called subscriber (C) Exchange (D) Repeater
Q. Illustrate the Cache Memory Operation? It comprises a copy of a part of main memory contents. When a program is running and CPU tries to read a word of memory (instruction o
Explain the System Design of Object oriented modelling System Design : At this stage, the whole system model is designed. This is the phase where the complete system is divi
With the help of R-2R binary network, explain the working of a 3-bit D/A converter and derive an expression for the output voltage. Ans: We see a 3-bit R-2R ladder D/A netwo
Implement the following function using 8 to 1 multiplexer Y(A, B, C, D) = ∑(0,1,2,5,9,11,13,15) Ans. We will obtain three variables B,C and D at selection lines and also A as i
Desktop based IT application is present but the mobile is future. All the applications that were made to work only on counter top are being ported to mobile. In the coming 10 years
Explain the significance of init() and destroy( ) methods of an applet? Also explain two ways of invoking an applet. The init( ) method is utilized for fundamental initializati
The main I/O used by micro controllers are the parallel ports , the 68HC11F1 has seven 8 bit ports namely Port A,B,C,D,E,F and G . The use of ports depends on the mode configurati
There are two different parts of applets. Trusted Applets and Untrusted applets. Trusted Applets are applets with predefined security and Untrusted Applets are applets without any
The Throughput graph represents the amount of data in bytes that the Vusers received from the server in a second. When we evaluate this with the transaction response time, we will
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd