Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. What is Associative Mapping Cache?
The most fastest and flexible cache organization employs an associative memory that is displayed in Figure below. The associative memory stores both address and data of memory word. This allows any location in cache to store any word from main memory. The address value of 15 bits is shown as a five-digit octal number and its corresponding 12 bits word is displayed as a five digit octal number. A CPU address of 15 bits is placed in argument register and associative memory is searched for a matching address. If address is found corresponding 12 bits data is read and sent to CPU. If no matches are found then main memory is accessed for the word. Then the address-data pair is transferred to associative cache memory. This address checking is completed concurrently for complete cache in an associative way.
Figure: Associative Mapping Cache
Reduce the following equation using k-map Y = BC‾D‾ + A‾BC‾D + ABC‾D + A‾BCD + ABCD Ans. Multiplying the first term with (A+A') Y = A'BC'D' + ABC'D' + A'BC'D + ABC'D + A'BCD + A
What are the requirements a dialog program must fulfill? A dialog program must fulfil the following requirements A user friendly user interface. - Format and consistency
Q. Addressing Relationship for Main Memory and Cache? In the normal case there are 2k words in cache memory and 2n words in main memory. The n-bits memory address is splitted i
What do you mean by term procedure? Differentiate between far call and near call? PROC: PROC and ENDP directives indicate the start and end of a procedure. These directives for
Q. Explain the properties of Hypercube? Properties of Hypercube: Hypercube is both edge and node symmetric. The labels of any two neighbouring nodes vary in exactl
What is PLI Programming Language Interface (PLI) of Verilog HDL is a mechanism to interface Verilog programs with programs written in C language. It also pro
contributes to violence in our society. Others point out that television contributes to the high level of obesity among children. Now, we may have to add financial problems to the
EBS uses an embedded ARM microprocessor.
Define a B tree of order m. B Tree of order m A balanced multiway search tree of order m in which every non root node having at least m/2 keys is known as a B-Tree of order
What is the use of isolated I/O configuration. In isolated I/O configuration the CPU has distinct input and output instructions and each of these instructions is associated wi
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd