Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. What is Associative Mapping Cache?
The most fastest and flexible cache organization employs an associative memory that is displayed in Figure below. The associative memory stores both address and data of memory word. This allows any location in cache to store any word from main memory. The address value of 15 bits is shown as a five-digit octal number and its corresponding 12 bits word is displayed as a five digit octal number. A CPU address of 15 bits is placed in argument register and associative memory is searched for a matching address. If address is found corresponding 12 bits data is read and sent to CPU. If no matches are found then main memory is accessed for the word. Then the address-data pair is transferred to associative cache memory. This address checking is completed concurrently for complete cache in an associative way.
Figure: Associative Mapping Cache
Q. Describe about general-purpose registers? The general-purpose registers as the name proposes can be used for several functions. For illustration they may comprise operands o
Handshake control of data transfer during an input operation: . Handshake control of data transfer during an output operation o Interface to CPU and Memory o
Now add layout cells into which you will add text about travel locations. 1. In Objects panel, click the Draw Layout Cell icon and move the pointer to layout table you just dre
SOLVE PUSH+DOOR=BELL AND GIVE+THEM=HELP
What is meant by hide area? The hide command temporarily kept the contents of the field at the present line in a system-controlled memory called as the HIDE AREA. At an intera
Multidimensional support is very necessary if we are to contain multiple hierarchies in our data analysis. Multidimensional feature permits a user to examine business and organizat
How many lines of address bus must be used to access 2048 bytes of memory when available RAM chips 128 × 8. How many lines of these will be common to each chip? Ans. AS chips
Reflexes - artificial intelligence: If an agent decides upon and executes an action in response to a sensor input without consultation of its world, then this can be considere
Error detection mechanism may include checking mechanical and data communication errors. These errors must be reported to processor. The illustrations of kind of mechanical errors
Perfect fundamental logic - artificial intelligence: However, while it's theoretically possible to do definite intelligent things (like prove some easy mathematics theorems a
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd