What are the differences between simulation and synthesis, Computer Engineering

Assignment Help:

What are the differences between SIMULATION and SYNTHESIS

Simulation <= verify your design.

synthesis <= Check for your timing

Simulation is used to verify functionality of the circuit.. a) Functional Simulation:study of ckt's operation independent of gate delays and timing parameters. b) Timing Simulation :study including estimated delays, verify setup, hold and other timing requirements of devices such as flip flops are met.

Synthesis: One of the foremost in back end steps where by synthesizing is nothing however converting VHDL or VERILOG description to a set of primitives(equations as in CPLD) or components(as in FPGA'S)to fit into target technology.Essentially the synthesis tools convert design description into components or equations.

 


Related Discussions:- What are the differences between simulation and synthesis

Explain the wap stack in brief, Discuss the WAP stack in brief. The pro...

Discuss the WAP stack in brief. The protocol stacks part implemented by WAP Stack for the WAP development and research platform. The protocol stack will be exploited into many

Define class np, Define class NP. Problems that can be solved in polyn...

Define class NP. Problems that can be solved in polynomial time by a nondeterministic TM. Contains all problems   in P and some problems possibly outside P.

Control section in computer system, CONTROL SECTION: The control sectio...

CONTROL SECTION: The control section directs the flow of traffic (operations) and data. Also it maintains order within the computer. The control section chooses one program sta

Explain program level of parallel processing, Program Level This is nor...

Program Level This is normally the liability of OS (operating system) that runs processes simultaneously. Different programs are generally independent of each other. So paralle

Discuss about constrained-random verification methodology, Discuss about Co...

Discuss about Constrained-Random Verification Methodology Advent  of  constrained-random  verification  gives  verification  engineers  an  effective  method  to achieve covera

Cn, What is the basic requirement for establishing VLANs?

What is the basic requirement for establishing VLANs?

Listening sockets, a) What command do you use to list all listening sockets...

a) What command do you use to list all listening sockets? The output should also contain the name of the program to which the socket belongs.   b) Write the command to use to

Write a linux terminal shell, Write a Linux terminal shell. Your shell shou...

Write a Linux terminal shell. Your shell should act similar to bash. At a high level, your shell should accomplish the following: 1. Print a prompt when waiting for input from t

Multiple instances of sql server 2000, How do I connect to an SQL Server in...

How do I connect to an SQL Server instance that is running on a machine with multiple instances of SQL Server 2000? Ans) Every instance of MS SQL Server must be listening on a d

What is rdram, Direct Rambus DRAM or DRDRAM (sometimes just known as Rambus...

Direct Rambus DRAM or DRDRAM (sometimes just known as Rambus DRAM or RDRAM) is a type of synchronous dynamic RAM. RDRAM was formed by Rambus inc., in the mid-1990s as a replacement

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd