What are parity generator and checker, Computer Engineering

Assignment Help:

What are parity generator and checker?

Ans:

While a digital signal is transmitted, this may not be received correctly through the receiver. At the receiving end this may or may be impossible to detect the error. To overcome this difficulty, an extra bit is attached to the n-bit code word to create the number of bits (n+1) in that a way in order to make the number of ones in the resulting (n+1) bit code odd or even. After that this will be an error detecting code. Therefore for detection of error this extra bit is termed as parity bit. Parity term is utilized to specify the number of ones in a word like odd or even. A logic circuit which checks the parity of a binary word is termed as parity checker. Likewise a logic circuit which generates an additional bit to make the digital word of required parity (even or odd) is called parity generator.


Related Discussions:- What are parity generator and checker

What is input-output processors, Q. What is Input-output processors? le...

Q. What is Input-output processors? let's briefly summarize the development in area of input/output functions. These can be briefed as below: 1. CPU directly controls a peri

What are prefetch instructions, What are prefetch instructions? Prefetc...

What are prefetch instructions? Prefetch instructions are those instructions which can be inserted into a program either by the programmer or by the compiler.

Name the popular security measures, Name the popular security measures ...

Name the popular security measures A number of security products covering a broad range of methods are available in the market. Most popular of all the security measures are th

Explain about distributed shared memory systems, Explain about Distributed ...

Explain about Distributed Shared Memory Systems? Distributed Shared Memory (DSM) systems emulate a shared memory abstraction on loosely coupled architectures in order to allow

Dbms, types of lock

types of lock

Explain conditions under which a deadlock situation arise, What are conditi...

What are conditions under which a deadlock situation may arise? A deadlock situation can arise if the following four conditions hold concurrently in a system:  a. Mutual exc

What do you mean by term procedure, What do you mean by term procedure? Dif...

What do you mean by term procedure? Differentiate between far call and near call? PROC: PROC and ENDP directives indicate the start and end of a procedure. These directives for

Explain about memory buffer register, Q. Explain about Memory Buffer Regist...

Q. Explain about Memory Buffer Register? Memory Buffer Register (MBR): It's a register that comprises the data to be written in memory (write operation) or it obtains the data

Propositional model, Propositional model: Hence a propositional model ...

Propositional model: Hence a propositional model was simply an assignments of truth values to propositions. In distinguish, a first-order model is a pair (Δ, Θ) where

Single program multiple data, SPMD is actually a "high level" programming m...

SPMD is actually a "high level" programming model that can be built upon any combination of the previously mentioned parallel programming models. A single program is executed by al

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd