Voltage divider bias, Electrical Engineering

Assignment Help:

Voltage divider bias:

92_Voltage divider bias.png

The voltage divider is made by using external resistors R1 and R2. The voltage beyond than R2 forward biases the emitter junction. Via proper selection of resistors R1 and R2, the operating point of the transistor can be prepared independent of β. In this type of circuit, the voltage divider holds the base voltage fixed independent of base current given by the divider current is large as compared to the base current. Though, even with a fixed base voltage, collector current changes with temperature thus an emitter resistor is added to stabilize the Q-point, identical to the above circuits with emitter resistor.

In this circuit the base voltage is provided by:

VB = voltage across R2

= Vcc (R2) / (R1+R2) - IB (R1R2) / (R1+R2)

 Vcc (R2) / (R1+R2) provided IB << I2 = VB /R2

Also

VB = Vbe + IERE

For the given circuit,

1628_Voltage divider bias1.png


Related Discussions:- Voltage divider bias

Basic definition of electromagnetism, Q. Basic definition of electromagneti...

Q. Basic definition of electromagnetism? A basic understanding of electromagnetism is essential to the study of electrical engineering because it is the key to the operation of

ECE, a problem solving problem

a problem solving problem

Find ia for which the generator efficiency is maximum, Q. A separately exci...

Q. A separately excited dc generator with an armature-circuit resistance Ra is operating at a terminal voltage Vt, while delivering an armature current Ia, and has a constant loss

Clampers., hint on clamping as a project topic

hint on clamping as a project topic

Interfaced 2k x 8 eprom with multiple input nand gate, Interfaced 2k X 8 (i...

Interfaced 2k X 8 (i.e 2716) EPROM using multiple input NAND gate decoder for memory locations FF800H-FFFFFH. Simple NAND gate Decoder:  While the 2k x 8 EPROM is used so addre

Microelectronic technologies and applications, The assignment comprises two...

The assignment comprises two parts, a CPLD Design Exercise and a CPLD Design Project. The CPLD Design Exercise will enable you to acquire competance in programmable logic design

Find the duration t of the pulse, By a simple time multiplexing of natural ...

By a simple time multiplexing of natural samples over a single line, a large radar site transmits 85 analog signals, each with 200-Hz bandwidth. If the sampling is done at twice th

Explain the working of a hartley oscillator, Q. With a neat circuit diagram...

Q. With a neat circuit diagram explain the working of a Hartley oscillator using an npn transistor and obtain the expression for oscillation frequency and for minimum gain for sust

Calculate generated emf, Q.  A shunt generator gives full load output of 3...

Q.  A shunt generator gives full load output of 30 kW at a terminal voltage of 200V. The armature and field resistance are 0.05? and 50? resp.. The iron and friction losses are 10

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd