Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Define sampling at a very high frequency, Define Sampling at a Very High Fr...

Define Sampling at a Very High Frequency? By sampling at a very high frequency compared with the signal frequency, we can ensure that we do not miss important information. Anot

Analog circuit, What is the disadvantages of diodes as a series element in ...

What is the disadvantages of diodes as a series element in a clipper?

Biasing, Biasing: Bipolar transistor amplifiers have to be properly bi...

Biasing: Bipolar transistor amplifiers have to be properly biased to operate properly. In circuits made up with individual devices (discrete circuits), biasing networks contai

Find the impedance of the series combination, Q. An RL series circuit carri...

Q. An RL series circuit carries a current of 0.02 cos 5000t A. For R = 100  and L = 20 mH, find the impedance of the series combination and determine the voltage across the series

Registers - introduction to microprocessors , Registers A resister is ...

Registers A resister is  a group  of flip  flops  or binary  cells which holds  the binary information. Since  a binary cell  stores  one  bit of  information  an n bit  regis

Intrinsic material, Int r insic Material A perfect semicon...

Int r insic Material A perfect semiconductor crystal with no impurities or lattice defects. No carriers at 0 K, since the valence band is completely full and t

Motoring mode of rotating machines, Q. Motoring mode of rotating machines? ...

Q. Motoring mode of rotating machines? The motoring mode has electric power input and mechanical power output. The electromagnetic torque Te drives the machine against the load

How the interrupts can be masked in 8086, How the interrupts can be masked/...

How the interrupts can be masked/unmasked in 8086? The 8086 interrupt priorities are concerned; software interrupts have the highest priority, followed by NMI followed by INTR.

Reverse bias, Reverse bias Reverse biased generally refers to how a di...

Reverse bias Reverse biased generally refers to how a diode is employed in a circuit. If a diode is reverse biased, the voltage at the cathode is gets higher than that at the

Frequency response of a r-c coupled amplifier, Q. Write a short note on the...

Q. Write a short note on the frequency response of a R-C coupled amplifier. At low frequencies ( , the reactance of coupling capacitor Cc is quite high and hence very small pa

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd