Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Unconditional return, Unconditional Return RET Instruction: This  instr...

Unconditional Return RET Instruction: This  instruction is used to transfer the program sequence  from subroutine to the calling  program unconditionally. The instruction forma

Internal frequency compensation of operational amplifier, Q. Internal Frequ...

Q. Internal Frequency Compensation of operational amplifier? Some op amps, such as the 741, have internal RC networks which are intentionally designed to reduce gain at high fr

What is the function performed by sim instruction in 8085, What is  the fu...

What is  the function performed by SIM instruction in 8085? SIM -Set Interrupt Mask. This instruction masks the interrupts as desired .it also sends out serial data by the seri

What do you mean by sequential blocks, Q. What do you mean by Sequential Bl...

Q. What do you mean by Sequential Blocks? Neglecting propagation delays, which are measures of how long it takes the output of a gate to respond to a transition at the input of

Competition and non-conventional energy, Competition and Non-conventional e...

Competition and Non-conventional energy: Competition: The tariff policy bolsters competition through making it mandatory for a distribution licensee to procure power by

Determine the output voltage, Q. An inverting amplifier is designed with th...

Q. An inverting amplifier is designed with three inputs, v 1 , v 2 , and v 3 , as shown in Figure. Determine the output voltage. Then indicate how the circuit may be modified to pe

Mobile and wirelss communicatio, In a CDMA system, the signal is spr...

In a CDMA system, the signal is spread over a large bandwidth by multiplying the transmitted symbol by a sequence of short pulses, also called chips. The

Gate source cut off voltage, Q. Gate source cut off voltage? It is the ...

Q. Gate source cut off voltage? It is the gate source voltage where the channel is completely cut off and the drain current becomes zero.It is interesting to note that the valu

Explain diffusion, Explain Diffusion. Diffusion : Though, the mobili...

Explain Diffusion. Diffusion : Though, the mobility of the carriers in a semiconductor is greater than the electrons in metals, the conductivity in the former is much less t

Determine the 50- hz applied voltage, Athree-phase, 440-V, 60-Hz, four-pole...

Athree-phase, 440-V, 60-Hz, four-pole induction motor operates at a slip of 0.025 at full load, with its rotor circuit short-circuited. This motor is to be operated on a 50-Hz supp

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd