User Account

All Pages

Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Evaluate the diode current id, Question: (a) The piecewise linear appro...

Question: (a) The piecewise linear approximation given in Figure is assumed for the diode in the circuit shown in Figure. Evaluate the diode current ID. (b) The piecew

Opimization, I want to know latest optimization technique and algorithm for...

I want to know latest optimization technique and algorithm for modal reduction and pid controller design

Find the t-domain forced response in glc parallel circuit, Consider a GLC p...

Consider a GLC parallel circuit excited by i(t) = Ie st in the time domain. Assume no initial inductive current or capacitive voltage at t = 0. Draw the transformed network in the

What do you mean by feedback in amplification, Q. What do you mean by Feedb...

Q. What do you mean by Feedback in amplification? Feedback :   Feedback in its broadest sense means that a certain amount of the output signal is "fed back" into the input. An

What do you mean by bezier curve, What do you mean by Bezier curve? Shown B...

What do you mean by Bezier curve? Shown B0 (1,1), B1 (2,3), B2 (4,3), B3 (3,1) the vertices of Bezier polygon, calculate seven points on Bezier curve. Write in brief the differe

Pneumatics, 3. Design and draw a circuit using the cascade system to operat...

3. Design and draw a circuit using the cascade system to operate two cylinders (A and B) which, on the operation of a start valve, produces the sequence A – B + B – A+. The cylinde

Rlc circuits, Parallel rlc circiut with a variable cap connected in series ...

Parallel rlc circiut with a variable cap connected in series with a resistor

Mr. Davis, The new kitchen is to be 20feet long and it''s width is 75% of i...

The new kitchen is to be 20feet long and it''s width is 75% of it''s length. The door to the kitchen is on the short wall and is 10% of the width of that wall. you want to put in m

A 450 ns eprom won''t work directly with a 5mhz 8088, A 450 ns EPROM won't ...

A 450 ns EPROM won't work directly with a 5MHz 8088.Why? Explain. While the 8088 is operated along with a 5 MHz clock, it permits 460 ns for the memory to access data. Due to t

Show the dot convention, Q. For the coupled coils shown in Figure, a dot ha...

Q. For the coupled coils shown in Figure, a dot has been arbitrarily assigned to a terminal as indicated. Following the dot convention presented in the text, place the other dot in

Write Your Message!

Captcha
Order Assignment

Featured Services

Order Now

Popular Subjects

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

Submit Assignment

Academics

Major Subjects

Majors

Get In Touch

whatsapp: +91-977-207-8620

Phone: +91-977-207-8620

Email: [email protected]

TERMS & POLICIES

HELP & SUPPORT

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd