Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Machine, explain inifinite bus

explain inifinite bus

Find the maximum kva rating as an auto- transformer, Q. A 5-kVA, 480:120-V,...

Q. A 5-kVA, 480:120-V, two-winding, 60-Hz, single-phase transformer has an efficiency of 95% while delivering rated load at rated voltage and 0.8 power factor lagging. This transfo

Write notes on clamping, Q. Write notes on clamping ? When a signal dr...

Q. Write notes on clamping ? When a signal drives an open-ended capacitor the average voltage level on the output terminal of the capacitor is determined by the initial charge

Diode current -zener region, Diode current: Zener region: when the r...

Diode current: Zener region: when the reverse biased voltage is increase to a very high value then a point is reached where will is suddenly going a very high value. Th

Calculate the minimum analog output voltage, Q. For a 6-bit weighted-resist...

Q. For a 6-bit weighted-resistor D/A converter, if R is the resistor connected to the MSB, find the other resistor values needed, and calculate the maximum analog output voltage, t

Radio over Fiber, I need to get a summary for a radio over fiber paper that...

I need to get a summary for a radio over fiber paper that I have , the summary need to be on the following format: abstract, introduction,methodology,results, conclusion and refere

What do you mean by signal multipath, Q. What do you mean by Signal multipa...

Q. What do you mean by Signal multipath? Signal multipath occurs with electromagnetic wave propagation via sky wave in the HF range. When the transmitted signal reaches the rec

Why depletion mosfet is known as normally-on mosfet, Q. Why depletion MOSFE...

Q. Why depletion MOSFET is known as "normally-on MOSFET" ? Draw the symbol of n-type and p-type depletion MOSFET. In depletion type MOSFET the drain current flows even when VGS

What is piconet, A collection of devices connected by Bluetooth technology ...

A collection of devices connected by Bluetooth technology in an ad hoc fashion.

Superhet receiver, Write a short summary of the AM superhet receiver, in ex...

Write a short summary of the AM superhet receiver, in exacting consider how the demodulation stage works, and remark on the choice of component values used.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd