User Account

All Pages

Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Laws of magnetic induction, The observations from these experiments led to ...

The observations from these experiments led to 'The Laws of Electromagnetic Induction' 1)  'If the magnetic flux threading through an electrical circuit changes, then an e.m.f.

Discuss the closed-loop behavior, Q. Discuss the closed-loop behavior? ...

Q. Discuss the closed-loop behavior? Consider an elementary feedback control system, as shown in Figure, with H = 1. The output variable c and the input e to the direct transmi

Digital system, 1- Use 4-to-16 decoder and some residue gates to recognize ...

1- Use 4-to-16 decoder and some residue gates to recognize the following functions F1(A,B,C)= S(1,2,4,5,7) F2(A,B,C,D)= S(1,2,4,5,7,10,12,14,15) F3(A,B,C,D,E)= S(1,2,4,5,7,10,12,1

Assignment requirement and specification, assignment requirement and specif...

assignment requirement and specification

Sub subtract instruction, SUB Subtract Instruction This  instruction  i...

SUB Subtract Instruction This  instruction  is used to  subtract the contents of any  register  or memory location from  the contents of  accumulator. There are two  formats as

Combinational logic circuit design, Design a circuit to enable a chemical a...

Design a circuit to enable a chemical additive to be introduced into the fluid through another inlet only when the temperature is not too cold or too hot and the fluid is above the

Electro Chemistry, Construction and working of calomel electrode

Construction and working of calomel electrode

Ins increment register pair instruction , INS  Increment Register Pair Ins...

INS  Increment Register Pair Instruction Contents of the registers pair R P will be  incremented by one  and the  result  will be stored  in the  same  register pair. It is

Smallest unit of information on a machine, Q. Smallest unit of information ...

Q. Smallest unit of information on a machine? Short for the binary digit the smallest unit of information on a machine. This term was first used in 1946 by the John Tukey, a le

Modern physics, jsidjsiod dkndkdisd dknssbs bsjbabd asj u dhihf ujojdsajfs...

jsidjsiod dkndkdisd dknssbs bsjbabd asj u dhihf ujojdsajfs sjssaidhsidw idgsdusadidjwap ewkeowr krwnrh bwvr [ wrj wrj 1 nnwoi khiwrjw ko e woewerijr rjwr jr rjhpr

Write Your Message!

Captcha
Order Assignment

Featured Services

Order Now

Popular Subjects

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

Submit Assignment

Academics

Major Subjects

Majors

Get In Touch

whatsapp: +91-977-207-8620

Phone: +91-977-207-8620

Email: [email protected]

TERMS & POLICIES

HELP & SUPPORT

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd