User Account

All Pages

Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Describe an integrator circuit, Q. Describe an integrator circuit ? A c...

Q. Describe an integrator circuit ? A circuit in which output voltage is directly proportional to the integral of the input is known as an integrating circuit. An integrating c

TTL input logic circuit, I am building a testing device for the purpose of ...

I am building a testing device for the purpose of screening a 5801 BiMOS 8 BIT Parallel-input Latched Driver, I need help with input circuit to drive all 8 outputs one at a time. M

Determine the required voltage at the high-voltage terminals, Q. A 20-kVA, ...

Q. A 20-kVA, 2200:220-V, 60-Hz, single-phase transformer has these parameters: Resistance of the 2200-V winding R1 = 2.50  Resistance of the 220-V winding R2 = 0.03  Lea

Laplace transform method, Consider the circuit shown in Figure (a) in which...

Consider the circuit shown in Figure (a) in which the switch S has been in position 1 for a long time. Let the switch be changed instantaneously to position 2 at t = 0. Obtain v(t)

Petri nets, Discrete Systems Control: cat and mouse example with 4 rooms us...

Discrete Systems Control: cat and mouse example with 4 rooms using petri nets

Compute the maximum value of the voltage induced in the coil, Q. The coil i...

Q. The coil is placed so that its axis of revolution is perpendicular to a uniform field, as shown in Figure If the flux per pole is 0.02 Wb, and the coil, consisting of 2 turns, i

Calculate the voltage rating and magnetizing current, 1. For the flyback co...

1. For the flyback converter operating in the discontinuous "current" (flux) mode, derive an expression for the time at which the magnetizing current returns to zero. 2. A forwa

Determine the signal at the receiver output, Q. An FM station's modulator h...

Q. An FM station's modulator has a sensitivity k FM = 5π × 10 4 rad/s·V. A receiver uses a discriminator that has a gain constant of 10 -5 /π V·s/rad. Neglecting noise, determin

Decrement contents of register - dcr decrement , Decrement  contents of Re...

Decrement  contents of Register The contents of register R will be decremented  by one and  the result is stored  in the same register  R. It is also  an exceptional  case i

Motor., if load is removed so which motor will run fast? series or shunt?

if load is removed so which motor will run fast? series or shunt?

Write Your Message!

Captcha
Order Assignment

Featured Services

Order Now

Popular Subjects

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

Submit Assignment

Academics

Major Subjects

Majors

Get In Touch

whatsapp: +91-977-207-8620

Phone: +91-977-207-8620

Email: [email protected]

TERMS & POLICIES

HELP & SUPPORT

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd