Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Electrons, Ask question #Minimum 100 words accepted how does the charge pla...

Ask question #Minimum 100 words accepted how does the charge plate relate to the movement of electrons

Find the equivalent series impedance, Q. 10-kVA, 4800:240-V, 60-Hz, single-...

Q. 10-kVA, 4800:240-V, 60-Hz, single-phase transformer has an equivalent series impedance of 120 + j300  referred to the primary high- voltage side. The exciting current of the tr

What do you mean by retention of risk, Q. What do you mean by Retention of ...

Q. What do you mean by Retention of Risk? Retention of Risk: In case of this method, the organization voluntarily accepts the risk since either the risk is insignificant or its

What do you mean by common collector configuration, Q. What do you mean by ...

Q. What do you mean by Common collector configuration? Common collector configuration:In this circuit the collector is common to both the input and the output.Such a configurat

Write a brief note on common drain amplifier, Q. Write a brief note on comm...

Q. Write a brief note on common drain amplifier Since voltage at the gate-drain is more easily determined than that of the voltage at gate-source, the voltage source in the inp

Calculate the voltages that will be indicated by instrument, An electromech...

An electromechanical voltmeter with internal resistance of 1 k and an electronic voltmeter with internal resistance of 10 M are used separately to measure the potential differenc

Explain soft ferrites and their applications, Explain Soft ferrites and the...

Explain Soft ferrites and their applications. Soft ferrites and their applications: Such are non- metallic compounds having ferric oxide and one or two bivalent metal oxides as

Auto transformer, winding turns of 415v step down transformer on 50%, 60% &...

winding turns of 415v step down transformer on 50%, 60% & 80% tapping

Electric machines, a shunt motor supplied at 230V rms runs at 900rev/min wh...

a shunt motor supplied at 230V rms runs at 900rev/min when the armature current is 30A.the resistance of the armature circuit is 0.4 ohms.find the armature input

Explain the effect of feedback on amplifier bandwidth, Q. Explain the effec...

Q. Explain the effect of feedback on amplifier bandwidth? The bandwidth of an amplifier is defined as the range of frequencies for which the gain remains constant.The gain -ban

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd