User Account

All Pages

Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Illustrate nodal-voltage method, Q. Illustrate Nodal-Voltage Method ? A...

Q. Illustrate Nodal-Voltage Method ? A set of node-voltage variables that implicitly satisfy the KVL equations is selected in order to formulate circuit equations in this nodal

Thermal Transducers, what is the working of thermal transducers?

what is the working of thermal transducers?

Closed loop block diagram into Electrical Circuit, I have a closed loop or ...

I have a closed loop or feedback system and i want to convert it into electrical circuit. please give me example about this

Modern AC Generators, What are the advantages of modern ac generators and I...

What are the advantages of modern ac generators and Integrated Drive Generators? There are two questions here. I''d really like it if somebody could help me. I''m an AE student.

Complement method of binary subtraction , complement method of binary subtr...

complement method of binary subtraction This  method is  used for  subtraction  as subtraction is  converted to addition. Use following  steps  to perform  subtraction ;

Two-level system - princeton, Conceive a system composed of a very large nu...

Conceive a system composed of a very large number N of distinguishable atoms at rest and mutually noninteracting, each of which has only two (nondegenerate) energy levels:0,ε>0 Let

Compute the motor speed, Consider the 220-V, 1800-r/min dc motor, controlle...

Consider the 220-V, 1800-r/min dc motor, controlled by a three-phase fully controlled rectifier from a 60-Hz ac source. The armature-circuit resistance and inductance are 1.5  and

1-phase half bridge inverters, 1- Φ Half Bridge Inverters 1-Φ bridge  ...

1- Φ Half Bridge Inverters 1-Φ bridge  inverter may be  of two  type 1-? half  bridge  and 1-? full  bridge  inverter. 1-? half bridge  inverter with resistive load to explain

Sketch one full period of the am wave, Q. Let a(t) = [1 + m A x(t)] and x(t...

Q. Let a(t) = [1 + m A x(t)] and x(t) = cos 2πf m t, f m c , and x c (t) = A(t) cos 2πfct . (a) With m A =1, sketch one full period of the AM wave and draw the envelope by co

Describe in brief how email system works, Describe in brief how email syste...

Describe in brief how email system works Following is a simple description of how email system works: -  Sender composes a message (and attaches a file if required) and send

Write Your Message!

Captcha
Order Assignment

Featured Services

Order Now

Popular Subjects

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

Submit Assignment

Academics

Major Subjects

Majors

Get In Touch

whatsapp: +91-977-207-8620

Phone: +91-977-207-8620

Email: [email protected]

TERMS & POLICIES

HELP & SUPPORT

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd