User Account

All Pages

Vhdl, Electrical Engineering

Assignment Help:
Im doing my final year project and Im stuck in vhdl coding. The main mission of this project is to design and build a tap changer which is going to be fitted to power transformers for regulation of the output voltage to required levels for the Micro Grid.
The tap changer system will consist of 9 changers with a 4v step having 9 switches/ Relays. 5 relays will be in the first stage, second stage consist of 3 relays, third stage has got 2 relays and the final stage has 1 relay. The voltage range of the tap changer 399- 431, Tap changer will perform step-up or step-down duties depending on what is requires. ( Tap1-399volts, Tap2 403volts, Tap3 407volts, Tap4 411volts, Tap5 415volts, Tap6 419volts, Tap7 423volts, Tap8 427volts, Tap9 2311volts. )
Im using vhdl programme to control the switches( switch1 to switch 9) using Spartan 3 board and displaying the selected switch on the board. I have written a bit of the the code which is at the bottom and im completely stuck I just need help in finishing the code and have attached the You are my last hope .

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity UPDOWNCOUNTERHOLD is
Port ( Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
-- Automatic : in STD_LOGIC;--- AUTOMATIC SELECTION
Tap_set : in STD_LOGIC;--- ACTIVATES THE TAP SELECTED
SW : in STD_LOGIC_VECTOR (8 downto 0);---- switch for Tap 1 up to 9
--SSG_input : in std_logic_vector(3 downto 0); -- input to seven segment display
Tap_Output: out STD_LOGIC_VECTOR (8 downto 0);-- Tap output
SSG_out : out STD_LOGIC_VECTOR (6 downto 0);--- SEVEN SEGMENT OUTPUT DISPLAY
AN0 : out STD_LoGIC);
end UPDOWNCOUNTERHOLD;

architecture Behavioral of UPDOWNCOUNTERHOLD is

Constant Max_tap :integer := 9;-- referance for the switches
signal Max_tap_vector:std_logic_vector(3 downto 0);
Signal Auto :STD_LOGIC;---- signal for Automatic
Signal Tap_select :STD_LOGIC;-----signal for Tap_set
Signal Switch :std_logic_vector(3 downto 0);----- signal for SW
Signal Tap_out :std_logic_vector(3 downto 0);----- signal for Tap_Output
Signal Seven_segment :std_logic_vector(6 downto 0);----- signal for the seven segment display
SIGNAL S_SW :std_logic_vector(3 DOWNTO 0);----- SIGANAL FOR SWITCH IN MAUNAL/TAP SELECT
BEGIN
PROCESS(Clock,Reset,Tap_set)

BEGIN

IF (Reset = ''1'') THEN

Tap_out <= "0001"; -- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

ELSIF (rising_edge(Clock)) THEN

IF (Tap_set = ''1'') THEN

Tap_Out<= Switch; -- running on manual output depends on the tap switch which is on

end if;

IF (Tap_out > Max_tap) THEN ---- If the output is more than 9 reset

Tap_Out<= "0001"; --- reset to tap 1
Seven_segment <= "1001111" ;-- reset it to display tap 1

IF (conv_integer(Max_tap)) = Max_tap_vector then

--IF (conv_integer(Max_tap_vector)) = Max_tap then------converting interger
--OTHER_VECTOR<=(others =>''0'');
END IF;
END IF;
End if;
END PROCESS;
PROCESS(SW,Clock)
Begin
--S_SW <= SW(3 DOWNTO 0) ;
case SW is
when "0001"=>SSG_out<= "1001111";
when "0010"=>SSG_out<= "0010010";
when "0011"=>SSG_out<= "0000110";
when "0100"=>SSG_out<= "1001100";
when "0101"=>SSG_out<= "0100100";
when "0110"=>SSG_out<= "0100000";
when "0111"=>SSG_out<= "0001111";
when "1000"=>SSG_out<= "0000000";
when "1001"=>SSG_out<= "0000100";
--nothing is displayed when a number more than 9 is given as input.
when others =>SSG_out<="1111111" ;
end case ;
END PROCESS;
end Behavioral;
?

Related Discussions:- Vhdl

Commutation in dc machines, Currents induced in armature conductors of a d....

Currents induced in armature conductors of a d.c. generator are alternating. To make their flow unidirectional in the external circuit, we need a commutator. Moreover, these curren

Determine the electromagnetic force on the plunger, Q. Consider the electro...

Q. Consider the electromagnetic plunger shown in Figure. The λ-i relationship for the normal working range is experimentally found to be λ = Ki 2/3 /(x+t), where K is a constant. D

Abcd propagation , ABCD propagation of an optical ray through a system can...

ABCD propagation of an optical ray through a system can be explained by a simple 2_2 matrix. In ray optics, the characteristic of a system is given by the corresponding ray matrix

Radiation intensity pattern of antennas, Q. Radiation intensity pattern of ...

Q. Radiation intensity pattern of Antennas? Antennas do not radiate power equally in all directions in space. The radiation intensity pattern describes the power intensity (whi

Data transmission in bus topology, Q. Data transmission in Bus Topology ? ...

Q. Data transmission in Bus Topology ? Bus Topology:This topology shares a single path or link way among all users. This common single path way is called bus. In this topology,

Explain the different instruction formats, Explain the different instructio...

Explain the different instruction formats with examples The instruction set is grouped into the following formats One byte instruction MOV C,A Two byte instruction

Transparent latch d flip flop, Transparent latch D flip  Flop A typica...

Transparent latch D flip  Flop A typical  example  of this  type of D flop  is 7475 shown  in figure when CLK  connected is enable signal is high and the flip  flop  is enabled

Binary division , Binary  Division Similar  to multiplication  divisi...

Binary  Division Similar  to multiplication  division can be seen  multiple  subtractions.  For example  if we have to divide 9 by 4  we can subtract 4 ,2,  times  until is is

Determine the power delivered to the delta-connected load, Q. A balanced de...

Q. A balanced delta-connected load with a per-phase impedance of 30+j10  is connected in parallel with a balanced wye-connected load with a per phase impedance of 40-j10 . This l

Power distribution, Power Distribution: - The Energy Conservation Act,...

Power Distribution: - The Energy Conservation Act, 2001, gives the legal framework, institutional arrangement and a regulatory mechanism at the Central and State level to emba

Write Your Message!

Captcha
Order Assignment

Featured Services

Order Now

Popular Subjects

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

Submit Assignment

Academics

Major Subjects

Majors

Get In Touch

whatsapp: +91-977-207-8620

Phone: +91-977-207-8620

Email: [email protected]

TERMS & POLICIES

HELP & SUPPORT

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd