Variables and quantifiers for first-order models , Computer Engineering

Assignment Help:

Variables and Quantifiers for First-order models -artificial intelligence:

So what do sentences containing variables mean? In other words, how does first order model select whether such a sentence is false ortrue? The first step is to ensure that the sentence does not contain any unrestricted variables, variables which are not bound by (associated with) a quantifier. Firmly speaking, a first-order expression is not a sentence unless all the variables are bound. However, we typically assume  that  if  a  variable  is  not  explicitly  bound  then  actually  it  is  implicitly commonly quantified.

Next we look for the outermost quantifier in our sentence. If it is   X then we consider the truth of the sentence for each value X could take. When the outermost quantifier is   X we have to search only a single possible value of X. To make it more formal we may use a concept of substitution. Here {X\t} is a substitution that replaces all occurrences of variable X with a term representing an object t:

  • X. A is true if and only if A.{X\t} for all t in Δ
  • X. A is true if and only if A.{X\t} for at least one t in Δ

Repeating this for all the quantifiers we get a set of ground formulae which we have to check to see if the original sentence is true or false. Unluckily, we haven't specificed that our domain Δ is finite for an example, it may contain the natural numbers - so there may be a infinite number of sentences to check for a given model! There may be also be an infinite number of models .So even though we have a right definition of model, and so a proper semantics for first-order logic, so we cannot  rely  on  having  a  finite  number  of  models  as  we  did  when  drawing propositional truth tables.


Related Discussions:- Variables and quantifiers for first-order models

What are the 2 other types of views, What are the 2 other types of Views, w...

What are the 2 other types of Views, which are not allowed in Release 3.0? The two views are:- Structure Views. Entity Views.

Compare single bus structure and multiple bus structure, Compare single bus...

Compare single bus structure and multiple bus structure? A system that having only one bus(i.e only one transfer at a time) is known as a single bus structure. A system is know

What is usb, What is USB USB (UNIVERSAL SERIAL BUS) is intended to conn...

What is USB USB (UNIVERSAL SERIAL BUS) is intended to connect peripheral devices like mouse, keyboards, modems and sound cards to microprocessor through a serial data path and

How race around condition can be avoided, How Race Around Condition can...

How Race Around Condition can be avoided? Ans: The race around condition can be avoided if 1. Duration of clock pulse being high is small like comparative to the dela

Define exception, Define exception. The term exception is used to trans...

Define exception. The term exception is used to transfer to any event that causes an interruption

Implementation using 8 to 1 multiplexer, Implement the following function u...

Implement the following function using 8 to 1 multiplexer Y(A, B, C, D) = ∑(0,1,2,5,9,11,13,15) Ans. We will obtain three variables B,C and D at selection lines and also A as i

Determine the uses of memory blocks, Determine the Uses of memory blocks. ...

Determine the Uses of memory blocks. Not as common a technique though something to consider. As Verilog has a very convenient syntax for declaring and loading memories, you ca

What is a microinstruction, What is a microinstruction? Each word in co...

What is a microinstruction? Each word in control memory having within it a microinstruction.  The microinstruction specifies one or more micro-operations for the system.  A seq

How the information can be stored, In a RAM, information can be stored ? A...

In a RAM, information can be stored ? Ans. RAM is used by the user, number of times.

Write a verilog code for synchronous and asynchronous reset, Write a Verilo...

Write a Verilog code for synchronous and asynchronous reset? Synchronous  reset, synchronous means clock dependent so reset must not be present in sensitivity disk eg: alway

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd