Variables and quantifiers for first-order models , Computer Engineering

Assignment Help:

Variables and Quantifiers for First-order models -artificial intelligence:

So what do sentences containing variables mean? In other words, how does first order model select whether such a sentence is false ortrue? The first step is to ensure that the sentence does not contain any unrestricted variables, variables which are not bound by (associated with) a quantifier. Firmly speaking, a first-order expression is not a sentence unless all the variables are bound. However, we typically assume  that  if  a  variable  is  not  explicitly  bound  then  actually  it  is  implicitly commonly quantified.

Next we look for the outermost quantifier in our sentence. If it is   X then we consider the truth of the sentence for each value X could take. When the outermost quantifier is   X we have to search only a single possible value of X. To make it more formal we may use a concept of substitution. Here {X\t} is a substitution that replaces all occurrences of variable X with a term representing an object t:

  • X. A is true if and only if A.{X\t} for all t in Δ
  • X. A is true if and only if A.{X\t} for at least one t in Δ

Repeating this for all the quantifiers we get a set of ground formulae which we have to check to see if the original sentence is true or false. Unluckily, we haven't specificed that our domain Δ is finite for an example, it may contain the natural numbers - so there may be a infinite number of sentences to check for a given model! There may be also be an infinite number of models .So even though we have a right definition of model, and so a proper semantics for first-order logic, so we cannot  rely  on  having  a  finite  number  of  models  as  we  did  when  drawing propositional truth tables.


Related Discussions:- Variables and quantifiers for first-order models

What are the disadvantages of bespoke software, What are the disadvantages ...

What are the disadvantages of Bespoke Software -  Very dependent on suppliers of the software; if they go out of business there would be little or no support if problems occ

What are the features common in most of the websites, What are the features...

What are the features common in most of the websites Following general features must be found on most web sites in one form or another (this list is by no means exhaustive):

Determine the statement for array, Q. Determine the statement for array? ...

Q. Determine the statement for array? Determine the statement ALIGN A[i] WITH B[i] This statement aligns every A[i] with B[i] as displayed in Figure below. Figure

What is assembly language, What is assembly language? A complete set of...

What is assembly language? A complete set of symbolic names and rules for the use of machines comprise a programming language, usually referred to as an assembly language.

Explain frequency-division multiplexing, Q. Explain Frequency-division mult...

Q. Explain Frequency-division multiplexing? Frequency-division multiplexing (FDM) is a technique for data transmission widely used in telephone, radio, and cable TV systems in

How do we synthesize verilog into gates with synopsys, How do we synthesize...

How do we synthesize Verilog into gates with Synopsys?  The answer can, of course, occupy various lifetimes to completely answer.. BUT.. a straight-forward Verilog module can b

Target_parent, TARGET = "_parent" "_parent" is used in a situation whe...

TARGET = "_parent" "_parent" is used in a situation where a frameset file is nested inside another frameset file. A link in one of the inner frameset documents that uses "_par

Illustrate the state diagrams of dynamic modelling, Dynamic modelling: stat...

Dynamic modelling: state diagrams A state diagrams allow you to further explore operations and attributes which need to be defined for an object. They comprises of sets of sta

What is meaning of term byte stuffing, The term byte stuffing refers to: ...

The term byte stuffing refers to: The term byte stuffing consider as to data stuffing used along with character -oriented hardware.

Determine the logic gate having input 0 and output 1, The output of a logic...

The output of a logic gate is 1 when all its inputs are at logic 0. The gate is either ? Ans. When all inputs of logic gate at logic 0 and output is 0. The gate is either a NOR

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd