Variables and quantifiers for first-order models , Computer Engineering

Assignment Help:

Variables and Quantifiers for First-order models -artificial intelligence:

So what do sentences containing variables mean? In other words, how does first order model select whether such a sentence is false ortrue? The first step is to ensure that the sentence does not contain any unrestricted variables, variables which are not bound by (associated with) a quantifier. Firmly speaking, a first-order expression is not a sentence unless all the variables are bound. However, we typically assume  that  if  a  variable  is  not  explicitly  bound  then  actually  it  is  implicitly commonly quantified.

Next we look for the outermost quantifier in our sentence. If it is   X then we consider the truth of the sentence for each value X could take. When the outermost quantifier is   X we have to search only a single possible value of X. To make it more formal we may use a concept of substitution. Here {X\t} is a substitution that replaces all occurrences of variable X with a term representing an object t:

  • X. A is true if and only if A.{X\t} for all t in Δ
  • X. A is true if and only if A.{X\t} for at least one t in Δ

Repeating this for all the quantifiers we get a set of ground formulae which we have to check to see if the original sentence is true or false. Unluckily, we haven't specificed that our domain Δ is finite for an example, it may contain the natural numbers - so there may be a infinite number of sentences to check for a given model! There may be also be an infinite number of models .So even though we have a right definition of model, and so a proper semantics for first-order logic, so we cannot  rely  on  having  a  finite  number  of  models  as  we  did  when  drawing propositional truth tables.


Related Discussions:- Variables and quantifiers for first-order models

Explain common sub expression elimination, Explain briefly Common sub ex...

Explain briefly Common sub expression elimination of the commonly used code optimization techniques. Common sub expression elimination: In given expression as "(a+b)-(

Define the time required by sector to reach below read/write, is the time r...

is the time required by a sector to reach below read/write head. Latency Time is the time needed by a sector to reach below read/write head.

Rcr, how to rotate shift right

how to rotate shift right

Explain how server form post-back works, Briefly explain how server form po...

Briefly explain how server form post-back works?  Post Back: The process in which a Web page sends data back to the similar page on the server. View State: View State is the m

How does the internet work, Every computer connected to Internet has a uniq...

Every computer connected to Internet has a unique address. Let's just say your IP address is 1.2.3.4 and you want to send a message to computer with IP address 5.6.7.8. Message you

What is jmx, JMX is native to the Java programming language. As a result, i...

JMX is native to the Java programming language. As a result, it offers natural, efficient, and lightweight management extensions to Java-based functions. It has of a set of specifi

What are the requirements a dialog program must fulfill, What are the requi...

What are the requirements a dialog program must fulfill? A dialog program must fulfil the following requirements A user friendly user interface. - Format and consistency

the email interface to submit/change bugs via email, You can search an upd...

You can search an updated README.mailif file in the contrib/ directory of your Bugzilla distribution that walks you by the setup.

Explain the criteria to classify data structures, Explain the criteria to c...

Explain the criteria to classify data structures used for language processors? The data structures utilized in language processing can be classified upon the basis of the subse

Determine the logic gate having input 0 and output 1, The output of a logic...

The output of a logic gate is 1 when all its inputs are at logic 0. The gate is either ? Ans. When all inputs of logic gate at logic 0 and output is 0. The gate is either a NOR

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd