Total harmonic distortion, Electrical Engineering

Assignment Help:

The site 450 kVA load is actually a three-phase, six pulse thyristor rectifier feeding a dc bus. Assuming that the voltage waveform at the site 11 kV bus is purely sinusoidal, calculate the Total Harmonic Distortion (THD) at the 415 V point of common coupling. Is this level of harmonic distortion acceptable?

The site engineer has decided that a 75 kVA three-phase power factor correction capacitor bank should be connected across the incoming ac supply to improve the sites' power factor and to support the local voltage level.

Calculate the Total Harmonic Distortion at the 415 V point of common coupling for this new circuit arrangement.

Is this new level of harmonic distortion acceptable? If not, give a brief view on how might you go about solving the problem?

1051_Total Harmonic Distortion.png


Related Discussions:- Total harmonic distortion

Name the materials used in case of solder, Name the materials used in case ...

Name the materials used in case of Solder and give reasons. Solder : For soft solders tin, lead (in 50-50 ratio) alloy and for hard solders copper- zinc and silver alloy

Explain the nor gates - microprocessor, Explain the NOR GATES - Microproces...

Explain the NOR GATES - Microprocessor The NOR GATE is an OR gate with the output inverted. Consequently the outputs of a NOR gate would have the opposite states as the outputs o

What are the features used mode 2 in 8255, What are the features used mode ...

What are the features used mode 2 in 8255? The single 8-bit port in-group A is available. 1. The 8-bit port is bi-directional and additionally a 5-bit control port is availa

What is meant by doping, What is meant by doping? How does it affect a semi...

What is meant by doping? How does it affect a semiconductor? Doping: The process through which an impurity is added to semiconductor is termed as doping. A semiconductor to th

Test schedule - meter testing, Test Schedule - Meter Testing The test ...

Test Schedule - Meter Testing The test schedule as per the Central Electricity Authority Regulations on Installation and Operation of Meters is given below. Table: Test S

Define serial in - parallel out shift registers, Define Serial In - Paralle...

Define Serial In - Parallel Out Shift Registers? For this type of register data bits are entered serially in the same manner as discussed in the last section and the difference

Discuss the properties and uses of alnico, Discuss the properties and uses ...

Discuss the properties and uses of ALNICO. Alnico : It is an alloy of iron, nickel, cobalt and small amount of copper and aluminium. Properties are - 1. Its saturation f

Decrement contents of register - dcr decrement , Decrement  contents of Re...

Decrement  contents of Register The contents of register R will be decremented  by one and  the result is stored  in the same register  R. It is also  an exceptional  case i

Disadvantages - high level languages, Disadvantage - High  level  Langua...

Disadvantage - High  level  Languages a.Computational time is more as compared to  machine languages. b.Requires more  memory. c.Requires the knowledge of specific rules

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd