System requirements for chip design, Computer Engineering

Assignment Help:

The Peripheral interface chip system requires the construction of the interface chip circuit, which is controlled by main micro-controller via the user interface. I also need set of various programs or instructions using C- language/ C - Compiler for the PIC micro and I2C codes to communicate between the main micro and the interface device through a simple bi-directional 2-wire, serial data (SDA) and serial clock (SCL) bus for inter-IC control. The key objectives are listed below.
Key Objectives:

• Interface chip circuit design
• User Interface i.e. (keypads and LCD display)
• Uploading codes to the Main Micro controller using ICD2
• Interface PIC microcontrollers via I2C bus.
• Writing functions or programs in C-language / C - Compiler for both Main Micro controller and Interface PIC microcontroller
• Writing low level routines or programs to handle communications between the peripherals
• I2C codes to communicate between the main micro and the interface device

TABLE: Specifications considered in the Project Designed:

Power Supply Voltage

2.0v to 5.5v

Current Sink/Source

25mA/25mA

Temperature

-40°C to 125°C

Watchdog timer

2.1uA

Clock Frequency (RTC)

32KHz -100KHz

PIC Micro-controller Family

PIC18F452

 User Interface  Device

LCD and 4x4 Matrix keypads

Serial Interface

I2C Protocol Bus

Software application

MPLAB MCC18- language Compiler


Related Discussions:- System requirements for chip design

Illustrate working of t flip-flop, Q. Illustrate working of T Flip-Flop? ...

Q. Illustrate working of T Flip-Flop? T (Toggle) flip-flop is attained from JK flip-flop by combining inputs J and K together. The implementation of T flip-flop is displayed in

Define instruction code, Define Instruction Code. An Instruction code i...

Define Instruction Code. An Instruction code is a group of bits that instructs the computer to perform an exact operation. It is usually separated into parts, each having its o

Show two way pipelined timing, Q. Show Two Way Pipelined Timing? Figure...

Q. Show Two Way Pipelined Timing? Figure below demonstrates a simple pipelining scheme in which F and E stages of two different instructions are performed concurrently. This sc

COA, During instruction execution, there are other parts of the CPU that ca...

During instruction execution, there are other parts of the CPU that can determine when a physical register might be freed. Briefly describe where else we can put freeing logic and

What is meant by hotspots, What is meant by hotspots? A Hotspot is a l...

What is meant by hotspots? A Hotspot is a list area where the mouse pointer appears as an upright hand symbol. When a user points to that area (and the hand cursor is active),

Explain why the ROM is a volatile memory, Is the ROM a volatile memory? Exp...

Is the ROM a volatile memory? Explain Ans. No, ROM is a Non-Volatile memory. Programming of ROM includes making of the needed  interconnections at  the time of fabrication and

Describe the different types of frequency hoping, Question: (a) What ...

Question: (a) What are the main challenges for Mobile Computing? (b) What is the ISM band and what is particular about this frequency band? Name two wireless technologies

Example of structural hazards - computer architecture, Example of Structura...

Example of Structural hazards - computer architecture: A machine has shared a single-memory pipeline for instructions and data. As a consequence, when an instruction which con

External program components, How does the system handle roll areas for exte...

How does the system handle roll areas for external program components? Transactions run in their own roll areas. Reports run in their own roll areas. Dialog modules run

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd