System requirements for chip design, Computer Engineering

Assignment Help:

The Peripheral interface chip system requires the construction of the interface chip circuit, which is controlled by main micro-controller via the user interface. I also need set of various programs or instructions using C- language/ C - Compiler for the PIC micro and I2C codes to communicate between the main micro and the interface device through a simple bi-directional 2-wire, serial data (SDA) and serial clock (SCL) bus for inter-IC control. The key objectives are listed below.
Key Objectives:

• Interface chip circuit design
• User Interface i.e. (keypads and LCD display)
• Uploading codes to the Main Micro controller using ICD2
• Interface PIC microcontrollers via I2C bus.
• Writing functions or programs in C-language / C - Compiler for both Main Micro controller and Interface PIC microcontroller
• Writing low level routines or programs to handle communications between the peripherals
• I2C codes to communicate between the main micro and the interface device

TABLE: Specifications considered in the Project Designed:

Power Supply Voltage

2.0v to 5.5v

Current Sink/Source

25mA/25mA

Temperature

-40°C to 125°C

Watchdog timer

2.1uA

Clock Frequency (RTC)

32KHz -100KHz

PIC Micro-controller Family

PIC18F452

 User Interface  Device

LCD and 4x4 Matrix keypads

Serial Interface

I2C Protocol Bus

Software application

MPLAB MCC18- language Compiler


Related Discussions:- System requirements for chip design

Disadvantages of edi(electronic data interchange), Disadvantages  1.  T...

Disadvantages  1.  The X12 standard is so large and general  2.  EDI communications negotiate a technical agreement to explain exactly what subset of EDI they will use

Binary constraints, Binary Constraints: Alternatively unary constraint...

Binary Constraints: Alternatively unary constraints specify that a particular variable can take certain values that basically restricts the domain for that variable thus shoul

Addressing mode, the 68000 has rich of addressing mode . it concerned with ...

the 68000 has rich of addressing mode . it concerned with the way data is accessed . identify the destion addressing mode for EXG D0, A2

State the datatypes of verilog, State the datatypes of Verilog Verilog....

State the datatypes of Verilog Verilog. Compared to VHDL, Verilog data types are very simple, easy to use and very much geared towards modeling hardware structure as opposed to

Explain the main tags of wireless markup language, Discuss the main tags of...

Discuss the main tags of WML. Tag Definition of Wireless Markup Language: This defines the starting and the ending of the page, as .   this explains

War (write after read) - data hazards , WAR (write after read) - Data hazar...

WAR (write after read) - Data hazards in computer architecture: WAR (write after read) - j tries to write at destination before it is read by i , hence i  wrongly gets the n

Pvm communication model, Q. PVM communication model? A nonblocking rece...

Q. PVM communication model? A nonblocking receive as soon as returns with either data or a flag that data hasn't arrived while a blocking receive returns only when data is in r

What specifies by environment variable in cgi script, The Environment varia...

The Environment variable SCRIPT_NAME in CGI script specifies? In CGI script gives the path of URL after server name.

Size of scripts and libraries, Main script section ("Sub Main .. End Sub) a...

Main script section ("Sub Main .. End Sub) and function bodies should fit within an A4-page (approx. two monitor-pages). If the code doesn't fit it is a candidate to do more decoup

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd