System requirements for chip design, Computer Engineering

Assignment Help:

The Peripheral interface chip system requires the construction of the interface chip circuit, which is controlled by main micro-controller via the user interface. I also need set of various programs or instructions using C- language/ C - Compiler for the PIC micro and I2C codes to communicate between the main micro and the interface device through a simple bi-directional 2-wire, serial data (SDA) and serial clock (SCL) bus for inter-IC control. The key objectives are listed below.
Key Objectives:

• Interface chip circuit design
• User Interface i.e. (keypads and LCD display)
• Uploading codes to the Main Micro controller using ICD2
• Interface PIC microcontrollers via I2C bus.
• Writing functions or programs in C-language / C - Compiler for both Main Micro controller and Interface PIC microcontroller
• Writing low level routines or programs to handle communications between the peripherals
• I2C codes to communicate between the main micro and the interface device

TABLE: Specifications considered in the Project Designed:

Power Supply Voltage

2.0v to 5.5v

Current Sink/Source

25mA/25mA

Temperature

-40°C to 125°C

Watchdog timer

2.1uA

Clock Frequency (RTC)

32KHz -100KHz

PIC Micro-controller Family

PIC18F452

 User Interface  Device

LCD and 4x4 Matrix keypads

Serial Interface

I2C Protocol Bus

Software application

MPLAB MCC18- language Compiler


Related Discussions:- System requirements for chip design

What is the use of buffer register, What is the use of buffer register? ...

What is the use of buffer register? The buffer register is used to avoid speed mismatch among the I/O device and the processor.

How does bus arbitration typically work, How does bus arbitration typically...

How does bus arbitration typically work? i.  A bus master waiting to use the bus asserts by  the bus request. ii.  A bus master cannot be the bus until it's request is grant

Explain about mmx architecture, Explain about MMX architecture MMX arc...

Explain about MMX architecture MMX architecture introduces new packed data types. Data types are eight packed, consecutive 8-bit bytes; four packed, consecutive 16-bit words;

Sequential logic gates - sr flip flop, Sequential Logic Gates SR flip ...

Sequential Logic Gates SR flip flop                                                                                                                    1)

Explain about the arithmetic shift, Explain about the Arithmetic Shift ...

Explain about the Arithmetic Shift An arithmetic shift micro operation shifts the signed binary number to left or right. The effect of the arithmetic shift left operation is

Ia-32 support, In order to support IA-32, the Itanium can switch into 32-bi...

In order to support IA-32, the Itanium can switch into 32-bit mode with special jump escape instructions. The IA-32 instructions have been mapped to the Itanium's functional units.

Define mfc, Define MFC. To accommodate the variability in response time...

Define MFC. To accommodate the variability in response time, the processor waits unless it receives an indication that the requested read operation has been done. The control s

Data structure, what are the fundamental data structures

what are the fundamental data structures

Explain the concepts and definitions of e-commerce, The Internet has emerge...

The Internet has emerged as a major worldwide distribution channel for goods, managerial, services, and professional jobs. It has impacted market economics and industry structure,

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd