Super computers, Basic Computer Science

Assignment Help:

Super Computers:

The specialised demands and requirements of science, industry and military have led to the creation of powerful super computers. For numerically intensive computing (geological exploration, wind tunnel simulations, molecular physics, and space and defence systems), computers capable of performing multiple giga flops (billion floating point operations per second) are being produced. These computers, of which Cray is a well known example, use vector and parallel processing to achieve the necessary number-crunching power. Vector and parallel processing require unusual computer architecture and special programming. For vector processing, the computer architecture works with vector arrays rather than discrete scalar elements, and the numerically intensive portions of a program must be written to use this facility. To achieve full speed and power in vector arrays processing, the super computer must not be interrupted in the middle of its program. which limits the interactive use of super computers. Scientists and engineers have found that they can experiment with more design and research solutions in a short period of time on interactive engineering and graphics workstations.

 Super computers built with a parallel processing architecture are designed to overcome the processing bottleneck caused by using a Von Neumann-type of single instruction stream. The parallel computer architecture must coordinate communication and timing across an array to allow simultaneous computation of subroutines. Although, massively parallel super computers, such as those made by Sequent and Floating Point Systems, are in principle faster and less expensive than the serial super computers, the unconventional programming required to utilise the parallel architectures has been an obstacle to wide wise of these machines.

 It may be stated here that while research continues in the United States and Japan to create faster super computers, some of the techniques employed in super computer architecture are being transferred to microprocessor design. For example, Intel has produced a RISC (Reduced Instruction Set Computing) microprocessor, the 80860, modeled on the Cray super computer. The design uses one million transistors to provide a 64 bit processor, data and instruction caches, integer and floating point math units and a graphics processor. The math units can operate in parallel using a pipe lining system and the data cache. Integrating these functions on a single chip makes it possible to sustain high processor speed over time. The Intel 80860 and similar RISC chips are produced by Motorola and other companies.  


Related Discussions:- Super computers

Telecommunications standards, TELECOMMUNICATIONS STANDARDS: They are d...

TELECOMMUNICATIONS STANDARDS: They are defined internationally by the CCITT (Consultative Committee for International Telegraphy and Telephones), but to deal with the rapidly

Multithreaded Programming in python, Running more than a few threads is lik...

Running more than a few threads is like running several different programs at the same time as, but with the following profits: • Multiple threads inside a process share the same d

C program, #write a c program to print ant and rod #

#write a c program to print ant and rod #

What do you mean by the term "robotics", Question 1 What do you mean by se...

Question 1 What do you mean by semantic networks? Explain inheritance in semantic networks Question 2 Explain Partitioned semantic networks with an example Question

Write a program to solve a maze 10x10, write a program to solve a 10x10 maz...

write a program to solve a 10x10 maze. prompt the user for an input text file containing ten rows(ten characters on each row). Use following characters in the input file: * startin

Arrays, Write an application that stores at least five different department...

Write an application that stores at least five different department and supervisor names in a two-dimensional array. Allow the user to enter a department name (such as “Marketing”)

What is Multilevel Feedback Queue Scheduling?, • Multilevel feedback queue...

• Multilevel feedback queue-scheduling algorithm enables a process to move among queues. It uses a number of ready queues and acquaintances a dissimilar priority with every queue.

Write the steps to use the network setup wizard, Problem Write the step...

Problem Write the steps to use the Network setup wizard. Elaborate the optional subcomponents in the windows component wizard. 1. Click Next to skip past the Welcome screen.

Many to many relationships, Each Many to Many relationship type maps into t...

Each Many to Many relationship type maps into the Table. The primary key of this relevant is the combination of the primary keys of the participating entity types. These are also c

Printer output, Printer output : Consider what is required here. ...

Printer output : Consider what is required here. Do you just require management information on the one hand or camera copy for reprographic purposes? Inkjet Very quiet. C

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd