Sub-arithmetic instruction-microprocessor, Assembly Language

Assignment Help:

SUB: Subtract:- The subtract instruction subtracts the source operand from destination operand and result is left in the destination operand. Source operand might be memory location, register or immediate data  and the destination operand might be a or a memory location or register, but destination and source operands both might not be memory operands. Destination operand cannot be an immediate data. By this instruction, all the condition code flags are affected. The instance of this instruction along with the addressing modes is followed below:

Example :

1. SUB        0100H               Immediate [destination AX]

2. SUB        AX,    BX            Register

3. SUB        AX, [5000H]       Direct

4. SUB        [5000H], 0100    Immediate

 


Related Discussions:- Sub-arithmetic instruction-microprocessor

Instructions, Difference between div and idiv

Difference between div and idiv

Cache memory-microprocessor, Cache Memory Caching is a technology based...

Cache Memory Caching is a technology based on the memory subsystem of any computer. The majoraim of a cache is to accelerate the computer while keeping the cost of the computer

Boolean and comparison instructions, what will be the value of EAX after fo...

what will be the value of EAX after following instructions execute? mov bx, 0FFFFh and bx, 6Bh

Multiplication, how we can multiply two 8 bit number with rotation

how we can multiply two 8 bit number with rotation

Dma-how dma works-microprocessor, DMA DMA stands for Direct Memory ...

DMA DMA stands for Direct Memory Access It is uses same Address/Data lines on ISA bus It controls the ISA bus instead of the processor ("bus master") Floppy

Zero flag, Zero flag: The next line compares the value in register. A ...

Zero flag: The next line compares the value in register. A with the value 1. If they are equivalent, the Zero flag is set (to 1). The next line then jumps to start: only if th

Cache components-microprocessor, Cache components The cache sub-system ...

Cache components The cache sub-system may be divided into 3 functional blocks: Tag RAM, SRAM and theCache Controller. In real designs, these blocks can be implemented  by multi

Program for generate mips assembly code that runable on spim, Project Overv...

Project Overview In this series of projects you will write a compiler for a small subset of Pascal.  In this assignment, you will start writing the syntax analysis and code gen

8086 microprocessors, program to find negative and positive integers from g...

program to find negative and positive integers from given signed numbers with output and explanation of every instructions.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd