Structural classification-flynns classification , Computer Engineering

Assignment Help:

Structural Classification

Flynn's classification examine the behavioural concept and does not receive into consideration the computer's structure. Parallel computers can be classified stand on their structure also, which is discussed under and shown in Figure 8.

As we have know, a parallel computer (MIMD) can be characterised as a set of multiple processors and memory modules or shared memory communicating via an interconnection network. When multiprocessors commune through the global shared memory modules then this organisation is called as tightly coupled systems or Shared memory computer as shown in Figure 9. Similarly, when each processor in a multiprocessor system, have its own local memory and the processors commune via messages transmitted among their local memories, then this organisation is said as Loosely coupled system or Distributed memory computer as shown in Figure 10. Figures  9 and 10 show the easy diagrams of both organisations.

The memory and processors in both organisations are interrelated via an interconnection  network. This interconnection network may be in dissimilar forms like multistage network, crossbar switch, etc. which will be discussed in the next unit.

                                                  545_Structural Classification.png


Related Discussions:- Structural classification-flynns classification

How will this difference b interpreted, How will this difference b interpre...

How will this difference b interpreted? When one pointer is subtracted from another pointer, the number of elements between the two pointers always includes the element pointed

Ending transactions - data phase, Ending transactions: Either side may...

Ending transactions: Either side may request that a burst end after the present data phase. Simple PCI component that do not support multi-word bursts will always request this

What do you mean by processor arrangements, Q. What do you mean by Processo...

Q. What do you mean by Processor Arrangements? It is a very common event in data parallel programming to combine many processors to execute specific tasks. To achieve this obje

Explain multiple instruction and single data stream (misd), Multiple Instru...

Multiple Instruction and Single Data stream (MISD): In this type of organization multiple processing elements are ordered under the control of multiple control units. Every contro

Illustrate master-slave flip-flop, Q. Illustrate Master-Slave Flip-Flop? ...

Q. Illustrate Master-Slave Flip-Flop? Master slave flip-flop comprise two flip-flops. One is master flip-flop and other one is known as slave flip-flop. Fig below shows impleme

Can the size of an array be declared at runtime, Can the size of an array b...

Can the size of an array be declared at runtime?              No, the size of an array can't be declared at run time, we always require to mention the dimensions of an array at

What is rdram, Direct Rambus DRAM or DRDRAM (sometimes just known as Rambus...

Direct Rambus DRAM or DRDRAM (sometimes just known as Rambus DRAM or RDRAM) is a type of synchronous dynamic RAM. RDRAM was formed by Rambus inc., in the mid-1990s as a replacement

Define diffrent aspects of a system, Q. Define diffrent aspects of a System...

Q. Define diffrent aspects of a System? The aspects of a System are as below: Organization implies order and structure. It is aprearrangement of components which helps t

Explain high level data link control, Explain High Level Data Link Control....

Explain High Level Data Link Control. HDLC - it is High Level Data Link Control: Protocol Overall explanation: Layer 2 of the OSI model is the data link layer. One of the

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd