State about the directed-test methodology, Computer Engineering

Assignment Help:

Directed-Test Methodology

Building a directed verification environment with a comprehensive set of directed tests is very time-consuming and difficult. As directed tests only cover conditions which have been anticipated by verification team, they do a poor job of covering corner cases. This can result in costly re-spins or, worse still, missed market windows. conventionally  verification  IP  works  in  a  directed-test  environment  by  acting  on  specific  testbench.

Commands  like read,  write  or  burst  to  generate  transactions  for  whichever  protocol  is  being tested. This directed traffic is used to verify that an interface acts as expected in response to valid transactions  and  error  conditions.  Drawback  is  that,  in  this  directed  methodology,  task  of writing  the  command  code  and  checking  responses  across  the  full  breadth  of  a  protocol  is  an overwhelming  task.  Verification  team  frequently  runs  out  of  time  before  a  mandated  tape-out date, resulting in poorly tested interfaces. Though, the bigger issue is that directed tests only test for predicted behaviour and it is essentially the unforeseen which trips up design teams and leads to extremely costly bugs found in silicon.

 


Related Discussions:- State about the directed-test methodology

Using bit wise operator implement nor and nand gate, Q. Write a program t...

Q. Write a program to implement NOR, NAND, XOR and XNOR gates using and without using bit wise operator. Also perform necessary checking. The user has option to give n numbe

Write a bash shell script, Write a BASH/C shell script which takes name of ...

Write a BASH/C shell script which takes name of one or more files as a command line argument, and prints the following information for each file: owner, number of words in the file

Explain in detail about register transfer language, We have multiple instan...

We have multiple instances in RTL (Register Transfer Language), do you do anything special during synthesis stage? Whereas writing RTL(Register Transfer language),say in Verilo

Qualitative independent variable, Let Consider a multiple regression model ...

Let Consider a multiple regression model for a response y, with one quantitative idividually variable x1, and one qualitative variable at three levels. a)    Write a first-order m

The variables that are declared outside all functions, The variable that ar...

The variable that are declared outside all the functions are called The variables that are declared outside every functions are known as global variable.

State the advantages of CMOS, State the advantages of CMOS. Ans. Su...

State the advantages of CMOS. Ans. Subsequent are the advantages of CMOS: Both n-channel and p-channel devices are fabricated on similar substrate. Low power di

Delete command, When the user is inputting commands into your shell, it sho...

When the user is inputting commands into your shell, it should properly handle delete and backspace. When one of these characters is detected, you will need to remove one character

Differentiate between sequential access and direct access, Question: (a...

Question: (a) Briefly explain how the functionality of the WWW has been enhanced, after its birth at CERN site. Use examples to illustrate your answer. (b) Many modern com

Define virtual memory, Normal 0 false false false EN-IN...

Normal 0 false false false EN-IN X-NONE X-NONE MicrosoftInternetExplorer4

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd