Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Let us review the operation of the stack within the 68HC11, the stack is a defined area of RAM which is last in first out register (LIFO) . Access to the stack is made via a stack pointer (SP). In the 68HC11 there is only one stack pointer and it is initialised by the LDS command. To transfer data onto the stack we can use the command PSHA or PSHB i.e. push register A or B onto the stack. To remove data simply pull it i.e PULA or PULB, likewise the index registers may be stacked etc.
PSHA Push A onto Stack PSHB Push B onto Stack PSHX Push X onto Stack PSHY Push Y onto Stack PULA Pull A onto Stack PULB Pull B onto Stack PULX Pull X onto Stack PULY Pull Y onto Stack
Every time data is 'Pushed' onto the stack the Stack pointer is decrements accordingly. The stack is used often by the micro controller for temporary holding data, if a subroutine occurs, the processor stacks the return address and upon the receipt of the RTS command, it pulls the return address automatically. During an interrupt the processor stacks the full details of itself i.e.
SP Condition code SP-1 Accumulator A SP-2 Accumulator B SP-3 Index register X high SP-4 Index register X low SP-5 Index register Y high SP-6 Index register Y low SP-7 return address High SP-8 Return address Low SP-9 Stack pointer after interrupt
Therefore great care should be taken when using the stack as during an interrupt or subroutine if you place data on the stack you must remove the data before you return from it.
What techniques are used to increase the clock rate R? Ans: The 2 techniques used to increase the clock rate R are: 1. We can reduce the amount of processing done in one basi
Describe generic framework for electronic commerce Generic Framework for electronic commerce contains the Applications of EC (like as banking, shopping in online stores and m
Effect of IS on Humans - Information System We have concentrated in this chapter on the ways that IS has evolved making it more useful and more user-friendly. This proliferat
PCI bus transactions: PCI bus traffic is prepared of a series of PCI bus transactions. Each transaction is build up of an address phase that is followed by 1 or more data phas
Classification according to pipeline configuration: According to the configuration of a pipeline, the following parts are recognized under this classification: Unifunct
Define dynamic loading. To get better memory-space utilization dynamic loading is used. With dynamic loading, a routine is not loaded unless it is called. All routines are kept
A v o iding Over fitting - Artificial intelligence As we discussed in the last lecture, over fitting is a normal problem in machine learning. Decision trees suffe
Two computers using TDM take up turns to send 100-bytes packet over a shared channel that operates at 64000 bits per second. The hardware takes 100 microseconds after one computer
The heart of a computer is often one integrated circuit; one typical circuit is a 68Hc11 Microprocessor. Let us consider a typical 68Hc11 hardware design. The mic
A certain memory has a capacity of 4K × 8 (i) How many data input and data output lines does it have? (ii) How many address lines does it have? (iii) What is its capacity in bytes
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd