Spectral leakage, Electrical Engineering

Assignment Help:

This assignment is intended to provide an easier analysis of how windows work. Begin by looking at individual spectrum bins as affected by off-bin-centred frequency components with different windows.

A sine wave component of the test signal is bin-centred if it has an integer number of periods in the data segment being analyzed. This almost never happens without planning.

When the signal is periodic and an integer number of periods fill the acquisition time interval, the FFT turns out such that the signal frequency matches one of the FFT frequency bins. When the number of periods in the acquisition is not an integer, the endpoints are discontinuous. The result is the high side lobes seen in the un-windowed spectrum plot. This phenomenon is called Spectral Leakage.

Consider the case of a sampling rate of 1024 Hz being used to look at a 16 Hz. Clearly 16 is a divisor of 1024, but how many samples are needed to uniquely identify the component.

a) using different sample lengths as shown, produce the corresponding FFT of the signal, explaining your results.

b) Repeat this exercise for frequencies 16.5 Hz, 17.0 Hz & 17.5 Hz

It is now necessary to consider the effects of windowing the data set with a view to minimizing leakage effects of a non bin-centered signal on the spectra computed.

c) repeat parts a) & b) by applying windowing to the data sets.

This has been illustrated graphically below using von Hann (Hanning) & Hamming windows, although clearly other could be used.. Graphs are shown for 16 Hz and again for 16.5 Hz.


Related Discussions:- Spectral leakage

Explain sampling at the nyquist rate, Explain Sampling at the Nyquist Rate?...

Explain Sampling at the Nyquist Rate? What would happen if we reduced the sampling frequency? In the time domain, we would be getting less samples for each period. In the frequ

Rankine cycle and modified rankine cycle, Discuss in detail the several ene...

Discuss in detail the several energy resources and their availability. How does a Rankine cycle differ from a modified Rankine cycle? Write down the mathematical expression of m

Voice control mobile base, this is my final year project and i need help on...

this is my final year project and i need help on how to about it.

Ani immediate with accumulator instruction , ANI AND Immediate  with Accum...

ANI AND Immediate  with Accumulator Instruction 8 bit  data specified  in the  instruction is logically  AND with the  contents  of the  accumulator. The result is stored  in

Ldax load accumulator indirect instruction , LDAX  Load Accumulator Indire...

LDAX  Load Accumulator Indirect Instruction This instruction is used to copy data  from memory  location pointed by register  pair only  BC or DE  to the accumulator  HL pair

Digital electronics, Design a recycling MOD 19 up counter using JK FFs. In ...

Design a recycling MOD 19 up counter using JK FFs. In your design, include the logic circuit diagram and the timing diagram output that counts from 000002 = 010 to 100112 = 1910. C

If a feeder circuit-breaker trips what action is required, Q. If a feeder c...

Q. If a feeder circuit-breaker trips, what action is needed? Ans: First isolate the faulty feeder check the faulty area on which fault the breaker was tripped (open circuit,

How does the value of idss and vp change, Q. How does the value of Idss and...

Q. How does the value of Idss and Vp change with the change in Vgs The value of Vp and and Idss can be controlled by adjusting the value of the gate to sorce voltage ie Vgs. T

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd