Slower layer to a faster layer, Computer Engineering

Assignment Help:

Given a four level hierarchical storage system consisting of: cache,  primary storage, secondary storage, and tertiary storage. Suppose the following:  programs may be executed on any of the four levels; each level consists of the same amount of real storage and the range of addresses on each level is identical. The speed at which programs are run is grouped from slowest (tertiary storage) to fastest (cache), where each layer is 10 times faster than the previous lower layer. There exists one CPU in this system, which may run one program at a time. Programs may be shuttled from any layer to any layer.

a) Why might the operating system choose to move information from a faster level to a slower level, bypassing an intermediate level, IE. from cache to secondary  storage?

b) Why would items move from a slower layer to a faster layer?

c) Should information be allowed to move from any level to any level or should transfers only occur from adjacent levels? Explain in detail.


Related Discussions:- Slower layer to a faster layer

What are two verification points for use with web sites, 1. Use the Web Sit...

1. Use the Web Site Scan verification point to check the content of your Web site with each revision and make sure that changes have not resulted in defects. 2. Use the Web Sit

Advantages of instruction set architecture, Advantages of Instruction set a...

Advantages of Instruction set architecture: Stack Advantages : it is simple Model of expression evaluation (reverse polish). Contain Short instructions. Disadvanta

Give explanation of common channel signalling, Explain Common channel signa...

Explain Common channel signalling. Common channel signalling: Signaling systems connection the variety of transmission systems, switching systems and subscriber equipments, i

State the selective clear - logic micro operations, State the SELECTIVE CLE...

State the SELECTIVE CLEAR - logic micro operations The selective-clear operation clears to 0 bits in register A only  where there are corresponding 1's in the register B. For

Describe architecture of wap gateway, Describe architecture of WAP gateway....

Describe architecture of WAP gateway. WAP GATEWAY : It is a very unique product giving semi-automatic redirection of HTML documents to WAP compatible mobile phones. Wir

What is a abap/4 module pool, What is a ABAP/4 module pool? -Every dynp...

What is a ABAP/4 module pool? -Every dynpro refers to exactly one ABAP/4 dialog program. Like a dialog program is also known as a module pool ,since it having on interactive mo

What is debate - architecture, What is Debate Debate took place in the ...

What is Debate Debate took place in the 1980s and first half of the 1990s. It was resolved as RISC the winner since it allows more efficient pipelining, results in simpler hard

Differentiate between protected and real modes of an intel, Differentiate b...

Differentiate between protected and real modes of an Intel microprocessor Operation of Real mode interrupt: When microprocessor completes executing the current instruction, it

Existential construction - artificial intelligence, The English existential...

The English existential construction involves so-called there-sentences such as these: (1)  There is a dog in the yard (2)  There were no children at the party (3)  There

How are control signals achieve the particular operation, Q. How are contro...

Q. How are control signals achieve the particular operation? The control signals are applied directly as binary inputs to the logic gates of the logic circuits. All these input

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd