Singles phase half wave controlled rectifier with rl load, Electrical Engineering

Assignment Help:

Singles Phase  Half wave Controlled Rectifier  with RL Load

When gate pulses are applied to the thyristor  at output voltage  v0 follows the input voltage  vs( = Vm sin ) since the load is RL  and due  to presence of inductance the output current of load current i0 will not  be in  phase with v0. Inductance opposes the instantaneous change in current and due to this property the load current  cannot be  increased or decreased in scantly  with voltage. This  fact is easily understood by the concept that inductance first stores the energy and after some time it releases the stored energy. Therefore at when output  voltage is reversed thyristor is kept conductivity because at this time load current  flows continuously. After  stored energy is dissipated in the load  current  becomes  zero.  The reception will  start at when again  gating pulse is applied to the thyristor.

 


Related Discussions:- Singles phase half wave controlled rectifier with rl load

Explain fundamentals of load flow analysis, Explain Fundamentals of Load Fl...

Explain Fundamentals of Load Flow Analysis The calculation of electrical power system load flow or current flow is a problem which has no direct solution. It is not that a solu

Analog signal processing, Derive Equation 13-20 pertaining to the convers...

Derive Equation 13-20 pertaining to the conversion algorithm based on redefined unit capacitor

What is traffic engineering, Q. What is Traffic Engineering? Traffic en...

Q. What is Traffic Engineering? Traffic engineering provides the foundation for analysis and design of telecommunication network to carry a given traffic at a particular loss p

Find the current flow through a resistor, Q. Find the current flow through ...

Q. Find the current flow through a resistor ? Consider the circuit shown in Figure (a). Reduce the portion of the circuit to the left of terminals a-b to (a) a Thévenin equival

Check Sheets - Quality Tools for Improvement, Check Sheets - Quality Tools ...

Check Sheets - Quality Tools for Improvement This might be an easy listing of items that could represent information in an efficient, graphical format. If the system under ana

Delay line in CRO, why we use delay line in CRO what happens if we not use ...

why we use delay line in CRO what happens if we not use it?

Voltage divider bias, Voltage divider bias: The voltage divide...

Voltage divider bias: The voltage divider is made by using external resistors R 1  and R 2 . The voltage beyond than R 2  forward biases the emitter junction. Via prop

Main difference between a latch and a flip flop, Question: a) What is ...

Question: a) What is the main difference between a latch and a flip flop? b) Draw the logic diagram of an SR-latch using only NAND gates. c) A positive edge triggered

Super-heterodyne receiver, Write a short explanation of the principles of s...

Write a short explanation of the principles of super-heterodyne receiver. It may help to use sample block diagram to state the process. Why is the production of the intermediate fr

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd