Singles phase half wave controlled rectifier with rl load, Electrical Engineering

Assignment Help:

Singles Phase  Half wave Controlled Rectifier  with RL Load

When gate pulses are applied to the thyristor  at output voltage  v0 follows the input voltage  vs( = Vm sin ) since the load is RL  and due  to presence of inductance the output current of load current i0 will not  be in  phase with v0. Inductance opposes the instantaneous change in current and due to this property the load current  cannot be  increased or decreased in scantly  with voltage. This  fact is easily understood by the concept that inductance first stores the energy and after some time it releases the stored energy. Therefore at when output  voltage is reversed thyristor is kept conductivity because at this time load current  flows continuously. After  stored energy is dissipated in the load  current  becomes  zero.  The reception will  start at when again  gating pulse is applied to the thyristor.

 


Related Discussions:- Singles phase half wave controlled rectifier with rl load

When both mt2 and gate are negative, When both MT 2 and Gate  are Negativ...

When both MT 2 and Gate  are Negative In this case N 3   works as a remote gate. Current  flows form layer P 2 to layer  N 3 junction N 1 P 1 is reverse biased  and it  br

Determine primary to secondary turns ratio of transformer, Consider a sourc...

Consider a source of voltage v(t) = 10 √2 sin 2t V, with an internal resistance of 1800 Ω. A transformer that can be considered ideal is used to couple a 50- resistive load to th

What is terminate and stay resident, What is TSR? TSR: The TPA also as ...

What is TSR? TSR: The TPA also as TSR stand for terminate and stay resident programs which remain in memory in an active state till activated by a hot-key sequence or other eve

What is accelerator key, A keyboard shortcut for a command. For example, Ct...

A keyboard shortcut for a command. For example, Ctrl + Alt + Delete are an accelerator key for the task manager in Windows 95.

Compare memory mapped i/o with i/o mapped i/o, Compare memory mapped I/O wi...

Compare memory mapped I/O with I/O mapped I/O. Memory Mapped I/O Scheme: In this type of scheme there is merely one address space. These address space is explained as all p

Common source drain and transfer characteristics of a jfet, Q. Draw the com...

Q. Draw the common source drain and transfer characteristics of a JFET. How are they useful? The graph below shows  variation of the drain current Id as a function of the drain

How transistor will be used as an amplifier, (a) How transistor will be use...

(a) How transistor will be used as an amplifier? (b) Give relation between α and β? (c) Show the biasing arrangement for the PNP transistor in common base configuration, so t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd