Single instruction and multiple data stream (simd), Computer Engineering

Assignment Help:

Single Instruction and Multiple Data stream (SIMD)

In this organisation, multiple processing elements are working under the control of a one control unit. It has multiple data stream and only one instruction. All the processing fundamentals of this organization get the same instruction broadcast from the CU. Main memory can also be separted into modules for producing multiple data streams acting as a distributed memory as shown in Figure 5. Thus, all the processing fundamentals simultaneously implement the same instruction and are supposed to be 'lock-stepped' together. Each processor obtain the data from its own memory and hence it has on distinct data streams. (Some systems also supply a shared global memory for communications.) Every processor must be allowed to finish its instruction previous to the next instruction is taken for implememtation. Thus, the implementation of instructions is synchronous. Examples of SIMD organisation are PEPE, ILLIAC-IV, , STARAN, BSP, DAP, MPP, and the Connection Machine (CM-1).

This type of computer organisation is represent as:

                                     1972_Single Instruction and Multiple Data stream (SIMD).png


Related Discussions:- Single instruction and multiple data stream (simd)

Explain the difference between a subroutine and macro, Explain the differen...

Explain the difference between a subroutine & macro. It is inefficient to have to write code for standard routines.  For instance reading a character form the keyboard or savin

What is memory address register, Q. What is Memory Address Register? Me...

Q. What is Memory Address Register? Memory Address Register (MAR): It specifies address of memory location from that data or instruction is to be accessed (read operation) or t

Explain wait for graph-resource request and allocation graph, Explain Wait ...

Explain Wait for graph (WFG) with Resource request and allocation graph (RRAG). WFG with RRAG: A graph G = (V,E) is termed as bipartite if V can be decomposed in two

Is it possible to decrease clock skew to zero, Is it possible to decrease c...

Is it possible to decrease clock skew to zero? Describe your answer? Even if there are clock layout strategies (H-tree) which can into theory reduce clock skew to zero by havi

What are priority queues, What are priority Queues? There are many queu...

What are priority Queues? There are many queues in which we can insert items or delete items from any of the position based on some property. Now, those queues based on the pro

Explain an exceptional handling in java with an example, Explain an excepti...

Explain an exceptional handling in java with the help of suitable example. Java exception handling is managed through five keywords: catch, try, throw, finally and throws. Th

The function code currently active, The Function code currently active is a...

The Function code currently active is ascertained by what Variable? The function code at present active in  a Program can be ascertained from the SY-UCOMM  Variable.

What are different types of verilog simulators, What are Different types of...

What are Different types of Verilog Simulators? There are essentially two types of simulators available. -  Event Driven -  Cycle Based

Show how pages will be allocated using first-in-first-out, Consider the fol...

Consider the following page reference and reference time strings for a program: Page reference string: 5,4,3,2,1,4,3,5,4,3,2,1,5,..... Show how pages will be allocated using t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd