Simulation of a pn junction, Electrical Engineering

Assignment Help:

Simulation of a pn Junction

An n+ p junction is fabricated on a p-type silicon substrate with NA = 8×1015 cm-3 . The n+ region has a concentration of ND = 1.5×1018 cm-3 and a junction depth of xj = 1.4 μm. The total device depth is 10 μm (from top to bottom contact).

Use Sentaurus to simulate and view the results for the following conditions:

1. Zero Bias, Uniform Doping Profiles Using uniform doping profiles, verifies the 1D and 2D doping concentration of this junction. Also plot the 1D potential across the junction to estimate the built-in potential and depletion region width. Compare the results with the theoretical values.

You may want to use a non-uniform mesh, which is denser in the top 2 μm of the device.

2. Reverse Bias, Uniform Doping Profiles Simulate the diode under reverse bias. Plot the reverse IV characteristics and extract the breakdown voltage. Compare your result with Figure in the text. What is the maximum electric field in the junction just before breakdown?

2305_Simulation of a pn Junction.png

3. Forward Bias, Uniform Doping Profiles Plot the IV relation for this diode under a forward bias between 0 and 1 V. What allows us to raise the forward bias above 0.7 V? How can this be seen from the simulation output?

Hint: Examine the change in the IV curve with increasing voltage and determine the cause of this change.

4. High Temperature, Uniform Doping Profiles The junction temperature is raised to 580°C. Simulate this junction up to a reverse bias of 12V and a forward bias of 1V. Plot and explain the IV characteristics.

5. Reverse Bias, Gaussian n+ Doping Profiles Using a Gaussian profile for the n+ region with peak concentration of 1.5×1018 cm-3 and junction depth of xj = 0.7 μm, verify the 1D and 2D doping concentration of the junction. Plot the 1D potential across the junction to estimate the built-in voltage and depletion width at equilibrium. Compare Vbi with the theoretical value and compare Vbi and junction width to those from part 2. Also, estimate the minority carrier diffusion lengths Ln and Lp.


Related Discussions:- Simulation of a pn junction

Pn junction, the depletion layer in the pn junction is caused by

the depletion layer in the pn junction is caused by

Describe soldering materials and their uses, Describe soldering materials a...

Describe soldering materials and their uses. The process of joining two or more metals is termed as soldering. An alloy of two or more metals of low melting point utilized for

Determine the frequency of the rotor voltages, A three-phase, wound-rotor i...

A three-phase, wound-rotor induction machine, with its shaft rigidly coupled to the shaft of a three-phase synchronousmotor, is used to change balanced 60-Hz voltages to other freq

Calculate area of heating surface, Question: An evaporator is a device ...

Question: An evaporator is a device in which a feed stream is concentrated by boiling a solution. A combination of heating and reduced pressure are used to induce the boiling.

Electrical engineering, 4. Modify the circuit designed for question 3 to pr...

4. Modify the circuit designed for question 3 to provide an emergency stop which will park both cylinders in the extended position (i.e. A + B +). 5. Modify the circuit designed fo

What is enhancement mosfets, Q. What is Enhancement MOSFETS? Figure ill...

Q. What is Enhancement MOSFETS? Figure illustrates the cross-sectional structure of an n-channel enhancement MOSFET and its symbol showing as a normally off device when used fo

Digital electronics, Design a recycling MOD 19 up counter using JK FFs. In ...

Design a recycling MOD 19 up counter using JK FFs. In your design, include the logic circuit diagram and the timing diagram output that counts from 000002 = 010 to 100112 = 1910. C

Switching characteristics - power semiconductor devices, Switching charact...

Switching characteristics When  a positive signal  is applied GTO starts  conducting before  initiation of  conduction anode  current  is zero  and anode to cathode voltage Va

What minimum value of coupling resistance, Q. It is desired to have a sag o...

Q. It is desired to have a sag or tilt of no more than 10% when a 50Hz square wave is impressed on an amplifier stage. The output circuit resistance is Rv=1K. What minimum value of

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd