Simulation of a pn junction, Electrical Engineering

Assignment Help:

Simulation of a pn Junction

An n+ p junction is fabricated on a p-type silicon substrate with NA = 8×1015 cm-3 . The n+ region has a concentration of ND = 1.5×1018 cm-3 and a junction depth of xj = 1.4 μm. The total device depth is 10 μm (from top to bottom contact).

Use Sentaurus to simulate and view the results for the following conditions:

1. Zero Bias, Uniform Doping Profiles Using uniform doping profiles, verifies the 1D and 2D doping concentration of this junction. Also plot the 1D potential across the junction to estimate the built-in potential and depletion region width. Compare the results with the theoretical values.

You may want to use a non-uniform mesh, which is denser in the top 2 μm of the device.

2. Reverse Bias, Uniform Doping Profiles Simulate the diode under reverse bias. Plot the reverse IV characteristics and extract the breakdown voltage. Compare your result with Figure in the text. What is the maximum electric field in the junction just before breakdown?

2305_Simulation of a pn Junction.png

3. Forward Bias, Uniform Doping Profiles Plot the IV relation for this diode under a forward bias between 0 and 1 V. What allows us to raise the forward bias above 0.7 V? How can this be seen from the simulation output?

Hint: Examine the change in the IV curve with increasing voltage and determine the cause of this change.

4. High Temperature, Uniform Doping Profiles The junction temperature is raised to 580°C. Simulate this junction up to a reverse bias of 12V and a forward bias of 1V. Plot and explain the IV characteristics.

5. Reverse Bias, Gaussian n+ Doping Profiles Using a Gaussian profile for the n+ region with peak concentration of 1.5×1018 cm-3 and junction depth of xj = 0.7 μm, verify the 1D and 2D doping concentration of the junction. Plot the 1D potential across the junction to estimate the built-in voltage and depletion width at equilibrium. Compare Vbi with the theoretical value and compare Vbi and junction width to those from part 2. Also, estimate the minority carrier diffusion lengths Ln and Lp.


Related Discussions:- Simulation of a pn junction

Explain implicit data addressing mode, Explain implicit data addressing mod...

Explain implicit data addressing mode (with examples) available in microprocessors. Implicit Mode: Does not exactly give an operand. Instruction implicitly gives the o

Aci add immediate with carry instruction, ACI  Add Immediate with Carry  ...

ACI  Add Immediate with Carry  Instruction Similar  to ADC instruction 8 bit  data specified  in the  instruction and Carry  are added to the contents  of the  accumulator and

State lenz''s law, Lenz's law states: 'The direction of an induced e.m....

Lenz's law states: 'The direction of an induced e.m.f. is always like that it tends to set up a current opposing the motion or the change of flux responsible for inducing that

What are the features used mode 2 in 8255, What are the features used mode ...

What are the features used mode 2 in 8255? The single 8-bit port in-group A is available. 1. The 8-bit port is bi-directional and additionally a 5-bit control port is availa

Given a system; how to find feedback, I am working on Vision based vehicle ...

I am working on Vision based vehicle lane keeping control system. I have uploaded two images at http://tinypic.com/view.php?pic=24gj85t&s=6 & at http://tinypic.com/view.php?pic=

Calculate expected peak demand for transformer, What is the expected peak d...

What is the expected peak demand for a transformer feeding the following loads?                           Connected                 kVA

Demagnetizing and cross magnetizing effects , Q.   What do you understand b...

Q.   What do you understand by demagnetizing and cross magnetizing effects of armature reaction in a d.c. machine. Derive the expression for calculation of demagnetizing and cross

What is logic gates - microprocessor, What is Logic Gates? The Logic Gat...

What is Logic Gates? The Logic Gates are circuits made up of transistors, diodes, and resistors. The Logic gates process one or more input signals in a logical fashion. Dependin

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd