Simulation of a pn junction, Electrical Engineering

Assignment Help:

Simulation of a pn Junction

An n+ p junction is fabricated on a p-type silicon substrate with NA = 8×1015 cm-3 . The n+ region has a concentration of ND = 1.5×1018 cm-3 and a junction depth of xj = 1.4 μm. The total device depth is 10 μm (from top to bottom contact).

Use Sentaurus to simulate and view the results for the following conditions:

1. Zero Bias, Uniform Doping Profiles Using uniform doping profiles, verifies the 1D and 2D doping concentration of this junction. Also plot the 1D potential across the junction to estimate the built-in potential and depletion region width. Compare the results with the theoretical values.

You may want to use a non-uniform mesh, which is denser in the top 2 μm of the device.

2. Reverse Bias, Uniform Doping Profiles Simulate the diode under reverse bias. Plot the reverse IV characteristics and extract the breakdown voltage. Compare your result with Figure in the text. What is the maximum electric field in the junction just before breakdown?

2305_Simulation of a pn Junction.png

3. Forward Bias, Uniform Doping Profiles Plot the IV relation for this diode under a forward bias between 0 and 1 V. What allows us to raise the forward bias above 0.7 V? How can this be seen from the simulation output?

Hint: Examine the change in the IV curve with increasing voltage and determine the cause of this change.

4. High Temperature, Uniform Doping Profiles The junction temperature is raised to 580°C. Simulate this junction up to a reverse bias of 12V and a forward bias of 1V. Plot and explain the IV characteristics.

5. Reverse Bias, Gaussian n+ Doping Profiles Using a Gaussian profile for the n+ region with peak concentration of 1.5×1018 cm-3 and junction depth of xj = 0.7 μm, verify the 1D and 2D doping concentration of the junction. Plot the 1D potential across the junction to estimate the built-in voltage and depletion width at equilibrium. Compare Vbi with the theoretical value and compare Vbi and junction width to those from part 2. Also, estimate the minority carrier diffusion lengths Ln and Lp.


Related Discussions:- Simulation of a pn junction

What do you mean by inaccessible area coverage, Q. What do you mean by Inac...

Q. What do you mean by Inaccessible area coverage? Marshy lands, hilly areas, etc where ground surveys could be very difficult, remote sensing technique can provide reliable an

Voltage falls across a resistor simple circuit, To design a VI that can be ...

To design a VI that can be used to show how the voltage falls across a resistor in a simple CR circuit when excited by a step function. The title of the VI will be Capacitor Res

Magnetic field, how magnetic field is related to electric field

how magnetic field is related to electric field

Explain multimeter, Explain multimeter A multimeter, or universal instr...

Explain multimeter A multimeter, or universal instrument, may be used to measure voltage, current and resistance.

How address and data lines are demultiplexed in 8085, How address and data ...

How address and data lines are demultiplexed in 8085? AD0-AD7 lines are multiplexed and the lower half of address A0-A7 is available only during T1  of the machine cycle. This

Frequency response of a r-c coupled amplifier, Q. Write a short note on the...

Q. Write a short note on the frequency response of a R-C coupled amplifier. At low frequencies ( , the reactance of coupling capacitor Cc is quite high and hence very small pa

Discuss the various types of memory devices, Discuss the various types of m...

Discuss the various types of memory devices that you are familiar with. All of the memory utilized as main store in a modern computer is implemented like semiconductors fabrica

Simplify the following boolean expressions, Q. Using K maps, simplify the f...

Q. Using K maps, simplify the following Boolean expressions: (a) F = A · ¯ B + A · B (b) F = A · C + C · D + B · C · D (c) F = A·B · ¯ C +B ·C +A·B ·D +B ·C ·D

Prepare the equation for drift velocity and mobility, Question 1: (a) O...

Question 1: (a) Outline the architecture of MIT's iLabs. Design a diagram supporting your explanation. (b) Give advantages/disadvantages of the MIT Microelectronics iLabs wi

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd