Simulation of a pn junction, Electrical Engineering

Assignment Help:

Simulation of a pn Junction

An n+ p junction is fabricated on a p-type silicon substrate with NA = 8×1015 cm-3 . The n+ region has a concentration of ND = 1.5×1018 cm-3 and a junction depth of xj = 1.4 μm. The total device depth is 10 μm (from top to bottom contact).

Use Sentaurus to simulate and view the results for the following conditions:

1. Zero Bias, Uniform Doping Profiles Using uniform doping profiles, verifies the 1D and 2D doping concentration of this junction. Also plot the 1D potential across the junction to estimate the built-in potential and depletion region width. Compare the results with the theoretical values.

You may want to use a non-uniform mesh, which is denser in the top 2 μm of the device.

2. Reverse Bias, Uniform Doping Profiles Simulate the diode under reverse bias. Plot the reverse IV characteristics and extract the breakdown voltage. Compare your result with Figure in the text. What is the maximum electric field in the junction just before breakdown?

2305_Simulation of a pn Junction.png

3. Forward Bias, Uniform Doping Profiles Plot the IV relation for this diode under a forward bias between 0 and 1 V. What allows us to raise the forward bias above 0.7 V? How can this be seen from the simulation output?

Hint: Examine the change in the IV curve with increasing voltage and determine the cause of this change.

4. High Temperature, Uniform Doping Profiles The junction temperature is raised to 580°C. Simulate this junction up to a reverse bias of 12V and a forward bias of 1V. Plot and explain the IV characteristics.

5. Reverse Bias, Gaussian n+ Doping Profiles Using a Gaussian profile for the n+ region with peak concentration of 1.5×1018 cm-3 and junction depth of xj = 0.7 μm, verify the 1D and 2D doping concentration of the junction. Plot the 1D potential across the junction to estimate the built-in voltage and depletion width at equilibrium. Compare Vbi with the theoretical value and compare Vbi and junction width to those from part 2. Also, estimate the minority carrier diffusion lengths Ln and Lp.


Related Discussions:- Simulation of a pn junction

Split-phase or resistance-split-phasemotor, Q. Split-phase or resistance-sp...

Q. Split-phase or resistance-split-phasemotor? Split-phase or resistance-split-phasemotors: Split-phasemotors have two statorwindings (amainwinding and an auxiliarywinding)with

Zero-bias equilibrium, Zero-Bias Equilibrium In a p-n junction, with n...

Zero-Bias Equilibrium In a p-n junction, with no an external applied voltage, an equilibrium condition is arrived at in which a potential variation is formed across the juncti

Obtain the value of rs, Consider and obtain the values for R S , R 2 , R 1 ...

Consider and obtain the values for R S , R 2 , R 1 , and R D . Apply the rule-of-thumb dc design procedure outlined in this section for a JFET with V P = 3V, I DSS = 20 mA, and a

The central processing unit - stepper motor , The Central Processing Unit ...

The Central Processing Unit The  central processing  unit  is the brain of whole PLC.  The CPU  consist of a microprocessor memory  chip  and other  integrated circuits to con

Power system engineering, A three-phase transposed line is composed of one ...

A three-phase transposed line is composed of one ACSR conductor per phase with flat horizontal spacing of 11 meters as shown in Figure (a). The conductors have a diameter of 3.625

Compute efficiency of transformer in power factor lagging, Q. A 10-kVA, 200...

Q. A 10-kVA, 200:400-V, single-phase transformer gave these test results: • Open-circuit test (LVwinding supplied): 200V, 3.2 A, 450 W • Short-circuit test (HV winding suppli

Explain in brief the functions of clock generator chip, Explain in brief th...

Explain in brief the functions of the clock generator chip, 8284. 8284 Clock generator: The 8284 is an ancillary element to the microprocessors. Without any clock generato

Regions of operation, Regions of operation: Applied volta...

Regions of operation: Applied voltages Mode E Forward active E C Saturation E > B

For carry flag , For carry flag  CC ( Call on Carry ) and CNC ( Call ...

For carry flag  CC ( Call on Carry ) and CNC ( Call  on No Carry ) Instructions CC Calls  the subroutine form  the specified memory  location if carry flag  is set (CY=

Number of holes in valence band, Number of holes in valence band: Der...

Number of holes in valence band: Derive the expression for number of holes in valence band and Fermi level in an intrinsic semiconductor. (b) By that percentage does the

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd