Simulation of a pn junction, Electrical Engineering

Assignment Help:

Simulation of a pn Junction

An n+ p junction is fabricated on a p-type silicon substrate with NA = 8×1015 cm-3 . The n+ region has a concentration of ND = 1.5×1018 cm-3 and a junction depth of xj = 1.4 μm. The total device depth is 10 μm (from top to bottom contact).

Use Sentaurus to simulate and view the results for the following conditions:

1. Zero Bias, Uniform Doping Profiles Using uniform doping profiles, verifies the 1D and 2D doping concentration of this junction. Also plot the 1D potential across the junction to estimate the built-in potential and depletion region width. Compare the results with the theoretical values.

You may want to use a non-uniform mesh, which is denser in the top 2 μm of the device.

2. Reverse Bias, Uniform Doping Profiles Simulate the diode under reverse bias. Plot the reverse IV characteristics and extract the breakdown voltage. Compare your result with Figure in the text. What is the maximum electric field in the junction just before breakdown?

2305_Simulation of a pn Junction.png

3. Forward Bias, Uniform Doping Profiles Plot the IV relation for this diode under a forward bias between 0 and 1 V. What allows us to raise the forward bias above 0.7 V? How can this be seen from the simulation output?

Hint: Examine the change in the IV curve with increasing voltage and determine the cause of this change.

4. High Temperature, Uniform Doping Profiles The junction temperature is raised to 580°C. Simulate this junction up to a reverse bias of 12V and a forward bias of 1V. Plot and explain the IV characteristics.

5. Reverse Bias, Gaussian n+ Doping Profiles Using a Gaussian profile for the n+ region with peak concentration of 1.5×1018 cm-3 and junction depth of xj = 0.7 μm, verify the 1D and 2D doping concentration of the junction. Plot the 1D potential across the junction to estimate the built-in voltage and depletion width at equilibrium. Compare Vbi with the theoretical value and compare Vbi and junction width to those from part 2. Also, estimate the minority carrier diffusion lengths Ln and Lp.


Related Discussions:- Simulation of a pn junction

Counter-controlled analog to digital converter, Q. Counter-controlled analo...

Q. Counter-controlled analog to digital converter? Figure shows the block diagram of a counter-controlledA/Dconverter. Resetting the binary counter to zero produces D/A output

Mode 2 - boost converter, Mode 2 In this  mode transistor  gets turne...

Mode 2 In this  mode transistor  gets turned off by  the negative output  of PWM  current  flows  through  inductance L diode D then  divide into two  parts one flows through

Direct 3-bit binary decoding, Q. A table for the direct 3-bit binary decodi...

Q. A table for the direct 3-bit binary decoding is given. Show a block diagram for a 3-to-8 decoder and suggest a method for its implementation.

Explain the action of a pn-junction with bias, Q. Explain the action of a p...

Q. Explain the action of a pn-junction with bias. Consider both the forward bias and the reverse bias, and use sketches wherever possible.

Explain how ccitt standards help in building the base band, Q. Discuss FDM ...

Q. Discuss FDM and illustrate how CCITT stndards help in building the base band? Ans: Frequency Division Multiplexing: It is the process of combining numerous informatio

transmisson medium, Can I find out the salution of electrods Transmissio...

Can I find out the salution of electrods Transmission medium light sound uncoupling magnet for high dc cycle.

Microprocessor, Memory map of tpa in a personal computer and explain such o...

Memory map of tpa in a personal computer and explain such of the areas in brief

Inductive coupling, #question. i want design of inductive coupling to trans...

#question. i want design of inductive coupling to transfer power @ 2 watt in air gap of 5mm radial distance..

What is the maximum speedup, Question: (a) Explain the following metric...

Question: (a) Explain the following metrics: (i) Throughput (ii) Latency (iii) IPC (b) Of the three factors in the equation (EXCPU = Number of instructions × CPI × cy

What do you mean by companding, Q. What do you mean by Companding? In o...

Q. What do you mean by Companding? In order to lower the crest factor of a waveform, so as to produce better performance, a process known as companding is used. It works like a

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd