Simulation of a pn junction, Electrical Engineering

Assignment Help:

Simulation of a pn Junction

An n+ p junction is fabricated on a p-type silicon substrate with NA = 8×1015 cm-3 . The n+ region has a concentration of ND = 1.5×1018 cm-3 and a junction depth of xj = 1.4 μm. The total device depth is 10 μm (from top to bottom contact).

Use Sentaurus to simulate and view the results for the following conditions:

1. Zero Bias, Uniform Doping Profiles Using uniform doping profiles, verifies the 1D and 2D doping concentration of this junction. Also plot the 1D potential across the junction to estimate the built-in potential and depletion region width. Compare the results with the theoretical values.

You may want to use a non-uniform mesh, which is denser in the top 2 μm of the device.

2. Reverse Bias, Uniform Doping Profiles Simulate the diode under reverse bias. Plot the reverse IV characteristics and extract the breakdown voltage. Compare your result with Figure in the text. What is the maximum electric field in the junction just before breakdown?

2305_Simulation of a pn Junction.png

3. Forward Bias, Uniform Doping Profiles Plot the IV relation for this diode under a forward bias between 0 and 1 V. What allows us to raise the forward bias above 0.7 V? How can this be seen from the simulation output?

Hint: Examine the change in the IV curve with increasing voltage and determine the cause of this change.

4. High Temperature, Uniform Doping Profiles The junction temperature is raised to 580°C. Simulate this junction up to a reverse bias of 12V and a forward bias of 1V. Plot and explain the IV characteristics.

5. Reverse Bias, Gaussian n+ Doping Profiles Using a Gaussian profile for the n+ region with peak concentration of 1.5×1018 cm-3 and junction depth of xj = 0.7 μm, verify the 1D and 2D doping concentration of the junction. Plot the 1D potential across the junction to estimate the built-in voltage and depletion width at equilibrium. Compare Vbi with the theoretical value and compare Vbi and junction width to those from part 2. Also, estimate the minority carrier diffusion lengths Ln and Lp.


Related Discussions:- Simulation of a pn junction

CRO, draw a labled diagram of CRO and explain the function of its parts

draw a labled diagram of CRO and explain the function of its parts

Measurement, Why delay circuit used in CRO?

Why delay circuit used in CRO?

Khalid, i need to rewrite 24 pages of engineering research.

i need to rewrite 24 pages of engineering research.

What is the need for bias stabilization in bjt, Q. What is the need for bia...

Q. What is the need for bias stabilization in BJT? BJT or bi-polar junction transistor is a three terminal, two junction semiconductor device and the conduction is due to the m

Network Theory, Explain Nodal analysis (supernode)

Explain Nodal analysis (supernode)

What do mean by flow of electron, Flow of electrons - Electrons flow down a...

Flow of electrons - Electrons flow down a wire that is what current, is. Good conductors like copper and silver and aluminum have free electrons in their outer shells, and they jum

Allocative efficiency, Allocative Efficiency: A neoclassical concept refer...

Allocative Efficiency: A neoclassical concept referring to allocation of productive resources (labour, capital, etc.) in a manner that best maximizes well-being (or 'utility') of

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd