Simulation of a pn junction, Electrical Engineering

Assignment Help:

Simulation of a pn Junction

An n+ p junction is fabricated on a p-type silicon substrate with NA = 8×1015 cm-3 . The n+ region has a concentration of ND = 1.5×1018 cm-3 and a junction depth of xj = 1.4 μm. The total device depth is 10 μm (from top to bottom contact).

Use Sentaurus to simulate and view the results for the following conditions:

1. Zero Bias, Uniform Doping Profiles Using uniform doping profiles, verifies the 1D and 2D doping concentration of this junction. Also plot the 1D potential across the junction to estimate the built-in potential and depletion region width. Compare the results with the theoretical values.

You may want to use a non-uniform mesh, which is denser in the top 2 μm of the device.

2. Reverse Bias, Uniform Doping Profiles Simulate the diode under reverse bias. Plot the reverse IV characteristics and extract the breakdown voltage. Compare your result with Figure in the text. What is the maximum electric field in the junction just before breakdown?

2305_Simulation of a pn Junction.png

3. Forward Bias, Uniform Doping Profiles Plot the IV relation for this diode under a forward bias between 0 and 1 V. What allows us to raise the forward bias above 0.7 V? How can this be seen from the simulation output?

Hint: Examine the change in the IV curve with increasing voltage and determine the cause of this change.

4. High Temperature, Uniform Doping Profiles The junction temperature is raised to 580°C. Simulate this junction up to a reverse bias of 12V and a forward bias of 1V. Plot and explain the IV characteristics.

5. Reverse Bias, Gaussian n+ Doping Profiles Using a Gaussian profile for the n+ region with peak concentration of 1.5×1018 cm-3 and junction depth of xj = 0.7 μm, verify the 1D and 2D doping concentration of the junction. Plot the 1D potential across the junction to estimate the built-in voltage and depletion width at equilibrium. Compare Vbi with the theoretical value and compare Vbi and junction width to those from part 2. Also, estimate the minority carrier diffusion lengths Ln and Lp.


Related Discussions:- Simulation of a pn junction

Define two popular parallel protocol used in embedded system, a. Compare th...

a. Compare the serial protocols, parallel protocols and wireless protocols in terms of formats, speed, performance and security issues. b. Briefly define two popular parallel pr

Simulink connection, I can,t connect a new subsystem of solar module with a...

I can,t connect a new subsystem of solar module with a capacitor and inductor why and how to solve

Distributed Control Sytems, 1. Produce a fully-labelled sketch to show the ...

1. Produce a fully-labelled sketch to show the components of a Direct Digital Control system. 2. State the minimum number of printed-circuit cards required to construct a basic co

Automotive wiring harness, what are the design consideration for electrical...

what are the design consideration for electrical wiring harness routing

Mixed mode simulator, Mixed Mode Simulator: The circuit is preproc...

Mixed Mode Simulator: The circuit is preprocessed. The test points and waveform markers are located in input and output of the circuit. GND net is set like reference net.

What do you mean by pinch off voltage, Q. What do you mean by Pinch off vol...

Q. What do you mean by Pinch off voltage? As the voltage Vds is increased from 0 to a few volts, the drain current will increase as  determined by Ohm's law and the plot of Id

Laplace transform, 1. Find the general solution y(t) of the ordinary di ere...

1. Find the general solution y(t) of the ordinary di erential equation where ω is a non-negative constant. (Consider the ω = 0 and ω > 0 cases separately). 2. Use Laplac

Explain idiv instructions in 8086 family, Explain IDIV instructions in 80...

Explain IDIV instructions in 8086 family with example and their effect on flag. IDIV: It used to divide a 16-bit signed number with an 8-bit signed no. or 32 bit signed numb

What do you mean by sign bit, Q. What do you mean by Sign Bit? The sign...

Q. What do you mean by Sign Bit? The sign bit is like simple as it gets 0 denotes a positive number and 1 denote a negative number and flipping the value of this bit flips the

What are multistageand single stage networks, Q. What are multistageand sin...

Q. What are multistageand single stage networks? Compare strengths and weaknesses of each. OR List the key difference in single stage, two stage and three stage Networks. A

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd