Simulation of a pn junction, Electrical Engineering

Assignment Help:

Simulation of a pn Junction

An n+ p junction is fabricated on a p-type silicon substrate with NA = 8×1015 cm-3 . The n+ region has a concentration of ND = 1.5×1018 cm-3 and a junction depth of xj = 1.4 μm. The total device depth is 10 μm (from top to bottom contact).

Use Sentaurus to simulate and view the results for the following conditions:

1. Zero Bias, Uniform Doping Profiles Using uniform doping profiles, verifies the 1D and 2D doping concentration of this junction. Also plot the 1D potential across the junction to estimate the built-in potential and depletion region width. Compare the results with the theoretical values.

You may want to use a non-uniform mesh, which is denser in the top 2 μm of the device.

2. Reverse Bias, Uniform Doping Profiles Simulate the diode under reverse bias. Plot the reverse IV characteristics and extract the breakdown voltage. Compare your result with Figure in the text. What is the maximum electric field in the junction just before breakdown?

2305_Simulation of a pn Junction.png

3. Forward Bias, Uniform Doping Profiles Plot the IV relation for this diode under a forward bias between 0 and 1 V. What allows us to raise the forward bias above 0.7 V? How can this be seen from the simulation output?

Hint: Examine the change in the IV curve with increasing voltage and determine the cause of this change.

4. High Temperature, Uniform Doping Profiles The junction temperature is raised to 580°C. Simulate this junction up to a reverse bias of 12V and a forward bias of 1V. Plot and explain the IV characteristics.

5. Reverse Bias, Gaussian n+ Doping Profiles Using a Gaussian profile for the n+ region with peak concentration of 1.5×1018 cm-3 and junction depth of xj = 0.7 μm, verify the 1D and 2D doping concentration of the junction. Plot the 1D potential across the junction to estimate the built-in voltage and depletion width at equilibrium. Compare Vbi with the theoretical value and compare Vbi and junction width to those from part 2. Also, estimate the minority carrier diffusion lengths Ln and Lp.


Related Discussions:- Simulation of a pn junction

Paper on Matrix Computer Methods, 5 page paper on matrix and computer metho...

5 page paper on matrix and computer methods applied to Linear Gear trains

#title.MIPS assembly language code., Given the INPUT: • An array of 64-bit ...

Given the INPUT: • An array of 64-bit unsigned integer elements stored in the memory starting at a known location SOURCE. • The size of the array (i.e., number of elements) stored

Determine the minimum number of poles for the motor, Q. From a three-phase,...

Q. From a three-phase, 60-Hz system, through a motor-generator set consisting of two directly coupled synchronous machines, electric power is supplied to a three-phase, 50-Hz syste

Zener breakdown voltage, (a) For the Zener diode series voltage regulator s...

(a) For the Zener diode series voltage regulator shown in the Figure. calculate V L , I Z , V R and P Z for R L = 1.2 KΩ and repeat it for R L = 3 KΩ ? Consider Zener breakdow

Illustrate simple telephone communication system, Q. Illustrate simple tele...

Q. Illustrate simple telephone communication system with circuit and equation of current flow in microphone? Ans: Simple  Telephone  Communication: In the simplest form of

Mr. Davis, The new kitchen is to be 20feet long and it''s width is 75% of i...

The new kitchen is to be 20feet long and it''s width is 75% of it''s length. The door to the kitchen is on the short wall and is 10% of the width of that wall. you want to put in m

Pdc, disadvantages of shunt&series clippers

disadvantages of shunt&series clippers

Determine the parameters of the equivalent circuit, No-load and blocked-rot...

No-load and blocked-rotor tests are conducted on a three-phase,wye-connected inductionmotor with the following results. The line-to-line voltage, line current, and total input powe

Explain circuit with capacitive load, Circuit with capacitive load Capa...

Circuit with capacitive load Capacitors which obey the relationship of equation are linear capacitors, since the potential difference among the conductive surfaces is linearly

Drain characteristics of fet, Q. In The Drain Characteristics Of FET What D...

Q. In The Drain Characteristics Of FET What Does The Region At Pinch Off? Field Effect Transistors (FETs) utilize a conductive channel whose resistance is controlled by an appl

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd