Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Simplify the given expressions using Boolean postulates
XY + X‾Z‾ + XY‾Z (XY + Z)
Ans. XY + X‾Z‾ + XY‾Z (XY + Z)= XY + X‾Z‾ + XY‾Z (XY + Z)= XY + X‾Z‾ + XXYY‾Z + XY‾ZZ= XY + X‾Z‾ + XYZ (As YY‾ = 0 and ZZ = Z)= XY + X‾ + Z‾ + XY‾Z (As X‾Z‾ = X‾ + Z‾)= X‾ + XY + Z‾ + XY‾Z= X‾ + X (Y + Y‾Z) + Z‾= X‾ + X (Y +Z) + Z‾ (As Y + Y‾Z = Y+Z)= X‾ + X Y (Z+ Z‾ ) + XZ + Z‾ (As Z+ Z‾ =1)= X‾ + X Y Z + XYZ‾ + XZ + Z‾= X‾ + XZ (1+ Y) + Z‾ (1+XY)= X‾ + XZ + Z‾ (As 1+ Y = 1 and 1+XY = 1)= X‾ + XZ) + Z‾=(X‾ + Z) + Z‾ (As X‾ + XZ = X‾ + Z‾= X‾ +( Z + Z‾)= X‾ +1 (As Z + Z‾ = 1)=1 (As X‾ +1 = 1)
Q. Show Advantages and Disadvantages of Shared Memory Programming? Advantages of Shared Memory Programming Data sharing between processes is both rapid and uniform bec
How many bits must be decoded for chip select? What is the size of decoder when 128 × 8 RAM chips are required to provide a memory capacity of 2048 bytes? Ans. All higher order l
Explained RAID? Ans: High performance devices tend to be costly. So we can gain very high performance at a reasonable cost using a number of low-cost devices operating in paral
Why a linked list is called a dynamic data structure? What are the advantages of using linked list over arrays? A linked list is known as a dynamic data structure because it
Q. Drawback of indirect addressing? • Drawback of this scheme is that it needs two memory references to fetch actual operand. First memory reference is to fetch the actual addr
Measuring and Improving Cache Performance: 1. Reduce the possibility that 2 different memory block will contend for the similar cache location 2. Additional cache levels
Q. How does computer know that overflow has happened? Illustration: Add numbers 65 and 75 in 8 bit register in signed 2's complement notation. Here expected result is
How does CPU know that an interrupt has taken place? There needs to be a line or a register or status word in CPU which can be increased on occurrence of interrupt situation.
What is C++ reference and JAVA final? Association ends must be bound at initialization and cannot be altered. C++ references can fully enforce these semantics, and the JAVA fin
State the structure of Verilog code you follow? A good template for your Verilog file is shown below. // timescale directive tells the simulator the base units and precision
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd