Show the liability of cpu in interrupt cycle, Computer Engineering

Assignment Help:

Q. Show the liability of CPU in interrupt cycle?

In the interrupt cycle the liability of CPU/Processor is to ensure whether any interrupts have happened checking presence of interrupt signal. In case no interrupt requires service then processor carry on to next instruction of current program. In case an interrupt requires servicing then interrupt is processed as per below.

Suspend execution of current program plus save its context.
Set PC (Program counter) to starting address of ISR (interrupt service routine) of interrupt acknowledged.
The processor then executes instructions in interrupt-servicing program. Interrupt servicing programs are generally part of operating system.
After finishing interrupt servicing program CPU can resume program it has suspended in step 1 above.

Related Discussions:- Show the liability of cpu in interrupt cycle

Describe the various characteristics of udp protocol, Describe the various ...

Describe the various characteristics of UDP protocol. The characteristics of the UDP are as follows: End to end: UDP is transport protocols that can distinguish between

is risc always fast, It is fast because it has got separate program and da...

It is fast because it has got separate program and data memory(highly pipelined architecture)

Water and its treatmant, prevention of boiler troubles

prevention of boiler troubles

What are the types of operations required for instructions, What are the va...

What are the various types of operations required for instructions? Data transfers among the main memory and the CPU registers Arithmetic and logic operation on data

Differentiate between protection and security, Differentiate between Protec...

Differentiate between Protection and Security Operating system contains a collection of objects, hardware or software. Every object has a unique name and can be accessed via a

Determine the logic gate having input 0 and output 1, The output of a logic...

The output of a logic gate is 1 when all its inputs are at logic 0. The gate is either ? Ans. When all inputs of logic gate at logic 0 and output is 0. The gate is either a NOR

Overcoming global issues in e-commerce, E-commerce advance tremendous chanc...

E-commerce advance tremendous chance by permitting industrialist to buy Materials at a low price internationally. Also they give companies the opportunity to sell to universal stor

Breifly explain memory-to-memory architecture, Memory-to-Memory Architectur...

Memory-to-Memory Architecture The pipelines can access vector operands intermediate and final results straight in main memory. This necessitates the higher memory bandwidth. Fu

Prove the equations using the boolean algebraic theorems, Prove the equatio...

Prove the equations A + A‾ .B + A.B‾ = A + B using the Boolean algebraic theorems ? Ans. The equation is A + A‾.B + A.B‾ = A + B L.H.S. = A + A‾ .B + A.B‾ = (A + A.B‾) + A‾.B

General registers in a processor, In this segment, we will give very brief ...

In this segment, we will give very brief details of registers of a RISC system known as MIPS. MIPS is a register-to-register or load/store architecture and employs three address

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages