Show the liability of cpu in interrupt cycle, Computer Engineering

Assignment Help:

Q. Show the liability of CPU in interrupt cycle?

In the interrupt cycle the liability of CPU/Processor is to ensure whether any interrupts have happened checking presence of interrupt signal. In case no interrupt requires service then processor carry on to next instruction of current program.  In case an interrupt requires servicing then interrupt is processed as per below.

  • Suspend execution of current program plus save its context.
  • Set PC (Program counter) to starting address of ISR (interrupt service routine) of interrupt acknowledged.
  • The processor then executes instructions in interrupt-servicing program. Interrupt servicing programs are generally part of operating system.
  • After finishing interrupt servicing program CPU can resume program it has suspended in step 1 above.

Related Discussions:- Show the liability of cpu in interrupt cycle

What is mqseries channel, Channel means logical communication link. There a...

Channel means logical communication link. There are two parts of channels a) Message channel, b) MQI channel   1) Mesage channel use for communication among QMgr to Q

Sort, quick sort working

quick sort working

What is the significance of asp.net routing, ASP.NET MVC uses ASP.NET routi...

ASP.NET MVC uses ASP.NET routing, to map incoming browser requests to controller action process. ASP.NET Routing makes use of route table. Route table is formed when your web appli

draw the precedence diagram , The desired daily output for an assembly ...

The desired daily output for an assembly line is 360 units. This assembly line will operate 450 minutes per day. The following table have information on this product's task times a

Advantage or disadvantage of using INADDR_ANY, What is the advantage or dis...

What is the advantage or disadvantage of using INADDR_ANY instead of the IP address of the computer running on the server? The format of TCP/IP, structure sockaddr_in defines u

Determine the use of loop instruction, Q. Determine the use of LOOP instruc...

Q. Determine the use of LOOP instruction? Program: This program prints the alphabets (A-Z) ; Register used: AX, CX, DX CODE SEGMENT ASSUME: CS: CODE.     MAINP:

Effective collaborative computing, Explain how the Web enables effective co...

Explain how the Web enables effective collaborative computing. Discuss the similarities and differences among WebEx, Microsoft NetMeeting and Novell Groupwise software (in less tha

What do you mean by u-area or u-block, What do you mean by u-area (user are...

What do you mean by u-area (user area) or u-block? This having the private data that is manipulated only by the Kernel. This is local to the Process, i.e. every process is a

Cache-only memory access model (coma), Cache-Only Memory Access Model (COMA...

Cache-Only Memory Access Model (COMA) As we have discussed previous, shared memory multiprocessor systems may use cache memories with each processor for deducting the execution

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd