Show quantization process, Electrical Engineering

Assignment Help:

Q. Show Quantization process

Let Figure (a) illustrate a message f (t) with values between 0 and 7 V. A sequence of exact samples taken at uniform intervals of time is shown: 1.60, 3.70, 4.75, 3.90, 3.45, and 5.85 V. Quantization consists of rounding exact sample values to the nearest of a set of discrete amplitudes called quantum levels. Assuming the quantizer to have eight quantum levels (0, 1, 2, . . . , 7 V), a sequence of quantized samples (2, 4, 5, 4, 3, and 6 V) is shown in Figure (a).

Obviously, the scheme is not limited to messages with only nonnegative voltages. The quantizer is said to be uniform when the step size between any two adjacent quantum levels is a constant, denoted by δv volts. Quantizers with nonuniform step size are also designed for improved system performance. An L-level quantizer can have even or odd L. A quantizer is said to be saturated or overloaded when

1969_Show Quantization process1.png

Figure shows the output quantum levels versus input voltage characteristic (stairstep in shape) of an L-level quantizer, when themessage signal has both positive and negative amplitudes of the same maximum magnitude. Case (a) corresponds to L being an even integer, when the midriser can be observed; and case (b) corresponds to L being an odd integer, when the midtread can be seen.


Related Discussions:- Show quantization process

Electro magnetics and transmission lines, how does the kb come across the s...

how does the kb come across the sheet charge in the amperian sheet?

Encoder, decimal to BCD code encoder active low

decimal to BCD code encoder active low

Interpoles, These are small poles fixed to the yoke and spaced in b/w the m...

These are small poles fixed to the yoke and spaced in b/w the main poles. They are wound with comparatively few heavy gauge Cu wire turns and are connected in series with the armat

Which impurity is added in n-type-semiconductor, In n type semi conductor a...

In n type semi conductor added impurity is (A) Pentavalent.                                (B) Divalent. (C) Tetravalent.                                 (D) Trivalent.

TTL input logic circuit, I am building a testing device for the purpose of ...

I am building a testing device for the purpose of screening a 5801 BiMOS 8 BIT Parallel-input Latched Driver, I need help with input circuit to drive all 8 outputs one at a time. M

Complier -high level language , Complier-High Level language It al...

Complier-High Level language It also  translates the  whole  high  level  program  into object  program if it does not  have any  syntax error. The disadvantage of the  in

Dsp causal LTI system, cosider a causal LTI system whose system function is...

cosider a causal LTI system whose system function is H(z)=1-1/5z^-1/(1-1/2z^-1+1/3z^-2)(1+1/4z^-1) find the direct form 1 and direct form 2

Show that the output will be high, Considering the TTL NAND gate circuit of...

Considering the TTL NAND gate circuit of Figure, with one or more inputs low, show that the output will be high.

Comparison of induction and dielectric heating , Comparison  of Induction ...

Comparison  of Induction and Dielectric Heating After  studying the induction and  dielectric  heating  followings  points  may consider for  comparison  between  induction an

Sinusoidal expression for the current, The voltage across a 1 - μF capaci...

The voltage across a 1 - μF capacitor is given. Which is the sinusoidal expression for the current? a) 30 sin200t b) 70cos (800t - 20°) At what frequency will the re

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd