Show quantization process, Electrical Engineering

Assignment Help:

Q. Show Quantization process

Let Figure (a) illustrate a message f (t) with values between 0 and 7 V. A sequence of exact samples taken at uniform intervals of time is shown: 1.60, 3.70, 4.75, 3.90, 3.45, and 5.85 V. Quantization consists of rounding exact sample values to the nearest of a set of discrete amplitudes called quantum levels. Assuming the quantizer to have eight quantum levels (0, 1, 2, . . . , 7 V), a sequence of quantized samples (2, 4, 5, 4, 3, and 6 V) is shown in Figure (a).

Obviously, the scheme is not limited to messages with only nonnegative voltages. The quantizer is said to be uniform when the step size between any two adjacent quantum levels is a constant, denoted by δv volts. Quantizers with nonuniform step size are also designed for improved system performance. An L-level quantizer can have even or odd L. A quantizer is said to be saturated or overloaded when

1969_Show Quantization process1.png

Figure shows the output quantum levels versus input voltage characteristic (stairstep in shape) of an L-level quantizer, when themessage signal has both positive and negative amplitudes of the same maximum magnitude. Case (a) corresponds to L being an even integer, when the midriser can be observed; and case (b) corresponds to L being an odd integer, when the midtread can be seen.


Related Discussions:- Show quantization process

Combinational-sequential, Design combinational-sequential electronic logic ...

Design combinational-sequential electronic logic gate circuit for a car wash....

Provide definition of signals, Provide Definition of Signals A continuo...

Provide Definition of Signals A continuous-time signal x(t) is a signal that is a function of real number t. For a discrete-time signal x[n], it is a method of discrete time in

Find the power factor and current of the machine, Two identical three-phase...

Two identical three-phase, 33-kV, wye connected, synchronous generators operating in parallel share equally a total load of 12 MW at 0.8 lagging power factor. The synchronous react

#t voice controlled mobile base, The aim of this project is to design, co...

The aim of this project is to design, construct and build a motorised base driven by two small dc motors. The motor drives are two H-bridges. The switching devices in these bridges

Biasing the bjt, Q. Biasing the BJT? A simple method of biasing the BJT...

Q. Biasing the BJT? A simple method of biasing the BJT is shown in Figure. While no general biasing procedure that will work in all cases can be outlined, a reasonable approach

LED, what ternary alloy, composition and binary substrate can be used for ...

what ternary alloy, composition and binary substrate can be used for an LED at 1.55 µm optical fiber windo

Explain the function of the pins psen and ea of 8051, Explain the function ...

Explain the function of the pins PSEN and EA of 8051. PSEN: PSEN stands for program store enable. In 8051 based system in which an external ROM holds the program code, this pin

Evaluate supply and the supply power factor, Q. Two balanced, three-phase, ...

Q. Two balanced, three-phase, wye-connected loads are in parallel across a balanced three-phase supply. Load 1 draws a current of 20 A at 0.8 power factor leading, and load 2 draws

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd