Show quantization process, Electrical Engineering

Assignment Help:

Q. Show Quantization process

Let Figure (a) illustrate a message f (t) with values between 0 and 7 V. A sequence of exact samples taken at uniform intervals of time is shown: 1.60, 3.70, 4.75, 3.90, 3.45, and 5.85 V. Quantization consists of rounding exact sample values to the nearest of a set of discrete amplitudes called quantum levels. Assuming the quantizer to have eight quantum levels (0, 1, 2, . . . , 7 V), a sequence of quantized samples (2, 4, 5, 4, 3, and 6 V) is shown in Figure (a).

Obviously, the scheme is not limited to messages with only nonnegative voltages. The quantizer is said to be uniform when the step size between any two adjacent quantum levels is a constant, denoted by δv volts. Quantizers with nonuniform step size are also designed for improved system performance. An L-level quantizer can have even or odd L. A quantizer is said to be saturated or overloaded when

1969_Show Quantization process1.png

Figure shows the output quantum levels versus input voltage characteristic (stairstep in shape) of an L-level quantizer, when themessage signal has both positive and negative amplitudes of the same maximum magnitude. Case (a) corresponds to L being an even integer, when the midriser can be observed; and case (b) corresponds to L being an odd integer, when the midtread can be seen.


Related Discussions:- Show quantization process

Determine the thevenin and norton equivalent circuits, Q. (a) Determine the...

Q. (a) Determine the Thévenin and Norton equivalent circuits as viewed by the load resistance R in the network of Figure. (b) Find the value of R if the power dissipated by R is

Define the operation of real mode interrupt, Define the operation of real m...

Define the operation of real mode interrupt. Operation of Real mode interrupt: While the microprocessor completes executing the current instruction, this determines whether a

Simple zener voltage regulator, Consider a simple zener voltage regulator w...

Consider a simple zener voltage regulator with the circuit diagram shown in Figure (a). (a) For a small reverse resistance R Z S and V S - R S i out > V Z , show that v ou

Minimize f in a pos form and obtain a possible realization, Q. The truth ta...

Q. The truth table for F(A,B,C) = Mi (0, 1, 6, 7) is as follows: (a) Express F in a canonical product-of-sums form. (b) Minimize F in a POS form and obtain a possible re

Performance mapping & implementation plan - power supply, Importance Perfor...

Importance Performance Mapping & Implementation Plan - Power Supply Another data presentation device in which several managers find appealing is the significance-performance m

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd