Show quantization process, Electrical Engineering

Assignment Help:

Q. Show Quantization process

Let Figure (a) illustrate a message f (t) with values between 0 and 7 V. A sequence of exact samples taken at uniform intervals of time is shown: 1.60, 3.70, 4.75, 3.90, 3.45, and 5.85 V. Quantization consists of rounding exact sample values to the nearest of a set of discrete amplitudes called quantum levels. Assuming the quantizer to have eight quantum levels (0, 1, 2, . . . , 7 V), a sequence of quantized samples (2, 4, 5, 4, 3, and 6 V) is shown in Figure (a).

Obviously, the scheme is not limited to messages with only nonnegative voltages. The quantizer is said to be uniform when the step size between any two adjacent quantum levels is a constant, denoted by δv volts. Quantizers with nonuniform step size are also designed for improved system performance. An L-level quantizer can have even or odd L. A quantizer is said to be saturated or overloaded when

1969_Show Quantization process1.png

Figure shows the output quantum levels versus input voltage characteristic (stairstep in shape) of an L-level quantizer, when themessage signal has both positive and negative amplitudes of the same maximum magnitude. Case (a) corresponds to L being an even integer, when the midriser can be observed; and case (b) corresponds to L being an odd integer, when the midtread can be seen.


Related Discussions:- Show quantization process

What is the per-unit slip at full load, Q. A three-phase, 60-Hz induction m...

Q. A three-phase, 60-Hz induction motor runs at almost 1800 r/min at no load, and at 1710 r/min at full load. (a) How many poles does the motor have? (b) What is the per-unit

Find the voltage gain of the overall circuit, Q. Find the voltage gain of t...

Q. Find the voltage gain of the overall circuit? (a) Consider the circuit of the inverting amplifier shown in Figure (a), including an ideal op amp. Show that the voltage gain

Latch - introductio to microprocessors , Latch A 8 bit  latch comprise...

Latch A 8 bit  latch comprises of transparent latch D flip  flop. It is commonly  used  to interface output  device with  microprocessor. A typical example of such 8 bit  latc

Microprocessor, Memory map of tpa in a personal computer and explain such o...

Memory map of tpa in a personal computer and explain such of the areas in brief

Explain steady-state error of linear systems, Q. Explain Steady-State Error...

Q. Explain Steady-State Error of Linear Systems? If the steady-state response of the output does not agree exactly with the steady state of the input, the system is said to hav

Sign flag - sub subtract instruction , Sign flag Since D 7  bit in ...

Sign flag Since D 7  bit in the  results is 0sign flag is reset. This also  shown that the results is positive.

Explain a tube well, Q. Explain a Tube Well? Method of restoring or inc...

Q. Explain a Tube Well? Method of restoring or increasing the capacity of tube well is known as developing a Tube Wells. This is done to eliminate bridging of fine particles on

Hilda output - externally initiated signals , HILDA ( Output) It is ...

HILDA ( Output) It is  called hold acknowledge signals it is active  high  i e it  goes high when  microprocessor receives HOLD signal.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd