Show quantization error, Electrical Engineering

Assignment Help:

Quantization Error

Sampling followed by quantization is equivalent to quantization followed by sampling. Figure illustrates a message signal f (t) and its quantized version denoted by fq(t). The difference between fq(t) and f (t) is known as the quantization error εq(t),

εq (t) = fq (t) - f(t)

Theoretically, fq(t) can be recovered in the receiver without error. The recovery of fq(t) can be viewed as the recovery of f (t) with an error (or noise) εq(t) present. For a small δv with a large number of levels, it can be shown that the mean-squared value of εq(t) is given by

1894_Show Quantization Error.png


When a digital communication system transmits an analog signal processed by a uniform quantizer, the best SNR that can be attained is given by

2359_Show Quantization Error1.png

where S0 and Nq represent the average powers in f (t) and εq(t), respectively. When f (t) fluctuates symmetrically between equal magnitude extremes, i.e., -|f(t)|max ≤ f(t) ≤ |f(t)|max, choosing a sufficiently large number of levels L, the step size δv comes out as

843_Show Quantization Error2.png

It can be seen that messages with large crest factors will lead to poor performance.

1811_Show Quantization Error3.png


Related Discussions:- Show quantization error

Calculate the power factor of the motor, A 3 phase 400 volt(line to line) w...

A 3 phase 400 volt(line to line) wye connected synchronous motor has Xs= 1 ohm per phase and a negligible armature resistance. The field current is so adjusted that the internal(in

Find transmission bandwidth required of telemetry system, Find the transmis...

Find the transmission bandwidth required of a data telemetry system that is to handle three different signals with bandwidths W 1 = 1 kHz, W 2 = 2 kHz, and W 3 = 3 kHz, by emplo

Determine the power delivered to the delta-connected load, Q. A balanced de...

Q. A balanced delta-connected load with a per-phase impedance of 30+j10  is connected in parallel with a balanced wye-connected load with a per phase impedance of 40-j10 . This l

Simulation of a standard ic linear regulator, 1.    Introduction The ob...

1.    Introduction The objective of this assignment is to design and evaluate a stabilised discrete linear power supply. The power supply requires to be designed according to t

Find a local s-matrix for each triangle, Figure shows two first-order trian...

Figure shows two first-order triangular finite elements used to solve the Laplace equation for electrostatic potential.  Find a local S-matrix for each triangle, and a global S-mat

Critical rate of rise of voltage - thyristor , Critical Rate of Rise of Vol...

Critical Rate of Rise of Voltage It  depends on  the junction temperature higher  the junction  temperature lower  the critical rate of  rise of  voltage. It is also known  as

Digital electronics, Design a 4-bit synchronous counter that has the follow...

Design a 4-bit synchronous counter that has the following sequence: 0 ?4? 9?12 ? 14 ?15 and repeat using: i) JK FF ii)D FF

Which stack is used in 8086, FIFO (First in First Out) stack is used in 808...

FIFO (First in First Out) stack is used in 8086.In this type of Stack the first stored information is retrieved first.

Resistance of 1200 m of copper cable, Verify the resistance of 1200 m of co...

Verify the resistance of 1200 m of copper cable having a diameter of 12 mm if the resistivity of copper is 1.7 x 10-8 Ωm

PFC, How do you size power factor units at 11kV

How do you size power factor units at 11kV

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd