Show basic construction of mosfet, Electrical Engineering

Assignment Help:

Q. Show Basic Construction of MOSFET?

The basic construction of the n-channel depletion-type MOSFET is provided in Figure. A slab of p-type material is formed from a silicon base and is referred to as the substrate-Jet is the foundation upon which the device will be constructed In some cases, thesubstrate is internally connected to the source terminal However, many discrete devices provide an additional terminal labeled SS, resulting in a four-terminal device,. The source and drain terminals are connected through metallic contacts to n-doped regions lirlked by an n- channel as shown in the figure. The gate is also connected to a metal contact surface but remains insulated from the n-channel by a very thin silicon dioxide SiO2layer. SiO2is Ii particular type of insulator referred to as a dielectric that sets up opposing (as revealed by the prefix di-) electric fields within the dielectric when exposed to an externally applied field.

The fact that the SiO2 layer is an insulating layer reveals the following fact:

There is no direct electrical connection between the gate terminal and the channel of a MOSFET:

In addition:

It is the insulating layer of SiO2 in the MOSFET construction that accounts for the very desirable high input impedance of the device. In fact, the input resistance of a MOSFET is often that of the typical JFET, even though the input impedance of most JFETs is sufficiently high for most applications. The very high input impedance continues to fully support the fact that the gate current is essentially zero amperes for dc-biased configurations.

The reason for the label metal-oxide-semiconductor FET is now fairly obvious: metal for the drain, source, and gate connections to the proper surface-in particular, the gate terminal and the control to be offered by the surface area of the contact, the oxide for the silicon dioxide insulating layer, and the semiconductor for the basic structure on which the n- and p-type regions are diffused. The insulating layer between the gate and channel has resulted in another name for the device: insulated- gate FET or IGFE1; although this label is used less and less in current literature.


Related Discussions:- Show basic construction of mosfet

Emf, what is emf

what is emf

Assembly language programming , Assembly Language Programming  In this...

Assembly Language Programming  In this   chapter  we will   discuss  programming  in assembly  language and  machine  language. The  difference  in machine  assembly  and high

Induced emf, applications of dynamically induced emf

applications of dynamically induced emf

How DRAM is different from SRAM, How DRAM's are different from SRAM's?  Why...

How DRAM's are different from SRAM's?  Why DRAMs are said to employ address multiplexing? Dynamic RAM (DRAM) is fundamentally similar as SRAM, except that this retains data for

Input offset current of operational amplifier, Q. Input offset current of o...

Q. Input offset current of operational amplifier? The adverse effect of the input bias current mentioned would be nulli?ed if both inputs were connected to equal resistances (o

General purpose registers, General  Purpose  Registers Registers B, C...

General  Purpose  Registers Registers B, C ,D, E H , and L   are 8 bit  general  purpose  registers. These  registers store  8 bit  data  temporarily  for processing. Some

Control system, model reference adaptive controller for interacting coupled...

model reference adaptive controller for interacting coupled tank

Find the current in each resistor, For the network shown in Figure, find th...

For the network shown in Figure, find the current in each resistor by means of nodal analysis.

Explain analog communication system, Q. Explain Analog communication system...

Q. Explain Analog communication system? Analog signals in an analog communication system can be transmitted directly via carrier modulation over the communication channel and d

Explain internal data bus, Q. Explain Internal Data Bus? Internal Data ...

Q. Explain Internal Data Bus? Internal Data Bus: A bus which operates only within internal circuitry of the CPU, communicating among internal caches of memory which are part of

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd