Show basic construction of mosfet, Electrical Engineering

Assignment Help:

Q. Show Basic Construction of MOSFET?

The basic construction of the n-channel depletion-type MOSFET is provided in Figure. A slab of p-type material is formed from a silicon base and is referred to as the substrate-Jet is the foundation upon which the device will be constructed In some cases, thesubstrate is internally connected to the source terminal However, many discrete devices provide an additional terminal labeled SS, resulting in a four-terminal device,. The source and drain terminals are connected through metallic contacts to n-doped regions lirlked by an n- channel as shown in the figure. The gate is also connected to a metal contact surface but remains insulated from the n-channel by a very thin silicon dioxide SiO2layer. SiO2is Ii particular type of insulator referred to as a dielectric that sets up opposing (as revealed by the prefix di-) electric fields within the dielectric when exposed to an externally applied field.

The fact that the SiO2 layer is an insulating layer reveals the following fact:

There is no direct electrical connection between the gate terminal and the channel of a MOSFET:

In addition:

It is the insulating layer of SiO2 in the MOSFET construction that accounts for the very desirable high input impedance of the device. In fact, the input resistance of a MOSFET is often that of the typical JFET, even though the input impedance of most JFETs is sufficiently high for most applications. The very high input impedance continues to fully support the fact that the gate current is essentially zero amperes for dc-biased configurations.

The reason for the label metal-oxide-semiconductor FET is now fairly obvious: metal for the drain, source, and gate connections to the proper surface-in particular, the gate terminal and the control to be offered by the surface area of the contact, the oxide for the silicon dioxide insulating layer, and the semiconductor for the basic structure on which the n- and p-type regions are diffused. The insulating layer between the gate and channel has resulted in another name for the device: insulated- gate FET or IGFE1; although this label is used less and less in current literature.


Related Discussions:- Show basic construction of mosfet

Explain n - type semiconductor, Explain n - Type semiconductor. n - ...

Explain n - Type semiconductor. n - Type semiconductor:- (i) If small amount of pentavalent impurity is added with, to a pure semiconductor giving a large number of free

Earthing in electricity and gas hazards, Earthing : Any electrical applian...

Earthing : Any electrical appliance with a metal casing or with metal parts, likely to be touched by an operator is potentially dangerous. The danger is that an internal or extern

Explain pnp transistor circuit, Explain pnp transistor circuit . pnp tr...

Explain pnp transistor circuit . pnp transistor: A transistor consist of  three terminals. In this pnp transistor there is two blocks of p- type semiconductors that are separa

National tariff policy or ntp, National Tariff Policy or NTP In the dr...

National Tariff Policy or NTP In the draft of NTP, it is suggested that although setting the tariff ERC should introduce performance-based cost of service regulations, a clear

Name the flag available in status register of 8086, What are the different ...

What are the different flag available in status register of 8086? There are Six flags are present. They are, AF - Auxiliary Carry Flag CF - Carry Flag OF - Ove

Electronic instrumentation and measurements, why is a delay line used in th...

why is a delay line used in the vertical selection of oscilloscope?

Find the total input power, Q. A 230-Vdc shuntmotor delivers 30 hp at the s...

Q. A 230-Vdc shuntmotor delivers 30 hp at the shaft at 1120 r/min. If the motor has an efficiency of 87% at this load, find: (a) The total input power. (b) The line current.

Tri state devices, Tri State Devices Tri  State  devices have three  st...

Tri State Devices Tri  State  devices have three  states logic 1  logic  0 and high  impedance. A tri state device ( Buffer/ Inverter) has three  lines output  enable as shown

Determine the reactive kva of the motor, Athree-phase, wye-connected, round...

Athree-phase, wye-connected, round-rotor, 220- V, 60-Hz, synchronous motor, having a synchronous reactance of 1.27  per phase and negligible armature resistance, is connected in p

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd