Sequential diagram, Electrical Engineering

Assignment Help:
1) Draw the state diagram for the state machine described by Table 7.5 in the text. Note, the table shows the transition to the next state S* from the current state S for the next set which is one of the five possible states: INIT, A0, A1, OK0 and OK1 for the two inputs A and B.
Table 7-5 State and output table
present
state
S 00 01
INIT A0 A0
A0 OK0 OK0
A1 A0 A0
OK0 OK0 OK0
OK1 A0 OK0
AB
11 10 Z
A1 A1 0 A1 A1 0 OK1 OK1 0 OK1 A1 1 OK1 OK1 1 next state S*
2) Draw the state diagram for a binary counter that counts from 0 to 7 and then returns to 0. The counter will increment each time the input is a 1. It will stay in the current state while the input is 0. When the counter is at a count of 7, the output will be a 1 as the counter transitions back to state 0. For all other state transitions, the output will be a zero. Hint, you will want to design this using a state diagram for a Mealy machine where the output is specified on the arch showing the transition to the next state for a given input since the output is a 1 only during the transition from state 7 to state 0. Remember, the arch has the notation input/output showing the input that causes the transition described by the arch from state i to state j and the output value corresponding to that arch.
3) Design a clocked sequential circuit to detect the serial input pattern 1110. The input sequence is from left to right, i.e. the 1 on the left is the first input in the sequence and the 0 is the last input in the sequence. The circuit will have two outputs. The first output will be a 1 after the string 11 is seen. The second output will be 1 only after the entire string has been seen. So, in your design you will have two output variables and need a kmap for each output as well as the two state variables. Use D-Flip flops. Show all of your work, the state diagram, the state table, the transition table, the excitation table, the k-maps, the equations and the circuit diagram. Hint, again we will want to draw a Mealy state diagram. See the sequence detector designed in lecture 7 as a similar example.

Related Discussions:- Sequential diagram

Differentiate between a clamper and clipper, Q. What is a clamper? Differen...

Q. What is a clamper? Differentiate between a clamper and clipper. Clamping network shifts (clamps) a signal to a different dc level, i.e. it introduces a dc level to an ac sig

What do you understand by analog to digital conversion, Q. What do you unde...

Q. What do you understand by Analog to Digital conversion? What do you understand by A/D conversion? Give an explanation of any one of the following A/D techniques: (i) Su

Capacitors with electrical equipment, Capacitors : These are electrical co...

Capacitors : These are electrical condensers having a system of electrical conductors and insulators. The simplest form consists of two parallel metal plates separated by a layer

Illustrate the basic concept of machine cell design, a) Write short notes o...

a) Write short notes on part feeding devices and transfer mechanism. b) Explain with example automation for machining operation with relevant diagrams. c) discuss different p

Internal frequency compensation of operational amplifier, Q. Internal Frequ...

Q. Internal Frequency Compensation of operational amplifier? Some op amps, such as the 741, have internal RC networks which are intentionally designed to reduce gain at high fr

Electronics, why bypass capacitor is used

why bypass capacitor is used

Ins increment register pair instruction , INS  Increment Register Pair Ins...

INS  Increment Register Pair Instruction Contents of the registers pair R P will be  incremented by one  and the  result  will be stored  in the  same  register pair. It is

Ac supply, its defination and mathematical expression if any

its defination and mathematical expression if any

Explain working of inverting summing amplifier, Q. Explain working of Inver...

Q. Explain working of Inverting Summing Amplifier? The circuit of Figure is extended by adding other input points, as shown in Figure. Because of the virtual ground at terminal

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd