Semiconductor in equilibrium, Electrical Engineering

Assignment Help:

Semiconductor in Equilibrium

Equilibrium in semiconductors implies the following:

(i) Steady state: ∂Z / ∂t = 0

In which Z is any physical quantity like charge, voltage electric field etc.

(ii) No net thermal Currents and electrical current:

Because current can be carried via both electrons and holes, equilibrium involves zero values for both of the net electron current and net hole current. The drift and diffusion components of electron and hole currents require not be zero.

(iii) Constant Fermi energy:  dEF / dX = 0

The only one equations that are relevant (another being zero!) for analysis in equilibrium are:

Poisson Equation:

2Ψ0 / ∂x2 = - q/ε (p0 - n0 + ND+ - NA-)

n0 = ni exp (EF - Ei / KT)

P0 = ni exp (Ei - EF / KT)

n0 p0 = n2i                

In equilibrium, there is only single independent variable out of the three variables:  

n0, p0, Ψ0

If one of them is well known, all the rest can be measured from the equations listed above. We shall consider this independent variable to be potential. The analysis trouble in equilibrium is hence determination of potential or equivalently, energy band diagram of the semiconductor device. This is the cause why we begin discussions of all semiconductor devices with a sketch of the energy band diagram of it in equilibrium.


Related Discussions:- Semiconductor in equilibrium

Analysis of semiconductor devices, Analysis of Semiconductor Devices T...

Analysis of Semiconductor Devices There are two complementary techniques of studying semiconductor devices: Via numerical simulation of the semiconductor equation

Define serial in - parallel out shift registers, Define Serial In - Paralle...

Define Serial In - Parallel Out Shift Registers? For this type of register data bits are entered serially in the same manner as discussed in the last section and the difference

Determine the power delivered to the delta-connected load, Q. A balanced de...

Q. A balanced delta-connected load with a per-phase impedance of 30+j10  is connected in parallel with a balanced wye-connected load with a per phase impedance of 40-j10 . This l

Working of a negative clamping circuit, Q. Draw and explain the working of ...

Q. Draw and explain the working of a negative clamping circuit. The clamping network shown above is a negative clamping circuit that will clamp the input signal to a negative d

Dwsdasdad, adadaaaaaaaaaaaaaaaaaaaaaaascaacacaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa...

adadaaaaaaaaaaaaaaaaaaaaaaascaacacaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaAsk question #Minimum 100 words accepteda

Pdc, disadvantages of shunt clippers

disadvantages of shunt clippers

Determine the advantages of e-nrz over nrz, 1. A modi?ed NRZ code known as ...

1. A modi?ed NRZ code known as enhanced-NRZ (E-NRZ) operates on 7-bit words; invert- ing bits 2,3,6 and 7; and adding one parity bit to each word. The parity bit is chosen to make

Common-collector configuration, Common-collector configuration:  The ...

Common-collector configuration:  The common-collector that is abbreviated CC transistor configuration is displayed in figure.  In this type of configuration, the collector is

Rar rotate accumulator right through carry instruction , RAR  Rotate Accum...

RAR  Rotate Accumulator Right Through Carry Instruction This instruction rotates the contents  of the  accumulator  towards right by  one bit. The D 7   bit moves to D 6 posi

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd