Semiconductor equations, Electrical Engineering

Assignment Help:

Semiconductor Equations 

The semiconductor equations that are relating these variables are shown below:

Carrier density:

n = ni exp (EFN - Ei / KT)        (1)

p = ni exp (Ei - EFP / KT)        (2)

In which EFN is the electron quasi Fermi level and EFP is the hole quasi Fermi level. These above 2 equations lead to 

Np = n­i2 exp (EFN - EFP/ KT)   (3)

In equilibrium EFN = EFP = Constant

Current:

There are two mechanism of current; electron current density and hole current density. There are various mechanisms of current flow:

  1. Drift
  2. Diffusion
  3. Thermionic emission
  4. Tunnelling

The final two mechanisms are significant frequently only at the interface of two different materials like a metal-semiconductor junction or a semiconductor-semiconductor junction where the two semiconductors are of dissimilar materials. Tunneling is as well significant in the case of PN junctions in which both sides are heavily doped.

The dominant conduction mechanisms include drift and diffusion in the bulk of semiconductor. The current densities because of these two mechanisms can be written as

JN = qnμNε + qDN dn/dx   (4)

JP = qnμPε + qDP dP/dx   (5)

In which μN and μP are electron and hole mobilities correspondingly and DN, DP are their diffusion constants.

Potential:

The potential and electric field in a semiconductor can be described in the following ways:

  1. Ψ = - EC /q + constant ; ε =  (1/q) (dEc / dX)
  2. Ψ = - EV /q + constant ; ε =  (1/q) (dEV / dX)
  3. Ψ = - Ei /q + constant ; ε =  (1/q) (dEi / dX)
  4. Ψ = - EO /q + constant ; ε =  (1/q) (dEO / dX)

All these definitions are equal and one or the other may be selected on the basis of convenience. The potential is connected to the carrier densities through the Poisson equation: -

2 Ψ / ∂X2 = - q/ε (p-n+ N+D - N-A)      (6)

In which the last two terms present the ionized donor and acceptor density.

 


Related Discussions:- Semiconductor equations

Pulse width modulation, Change the brightness of the most beneficial illumi...

Change the brightness of the most beneficial illuminated LED to represent voltages among the ranges so that if the value is half way among the range then the LED should be 50% brig

Combinational logic circuit , Design a combinational logic circuit to conve...

Design a combinational logic circuit to convert XS3BCD code in to the  standard 8421 BCD code.

Electronic voltage regulators, Electronic voltage regulators: Electron...

Electronic voltage regulators: Electronic voltage regulators operate through comparing the actual output voltage to a few internal fixed reference voltages. Any type of differ

Electric Drive, project to write a program to simulate a dc motor on a matl...

project to write a program to simulate a dc motor on a matlab

Program analysis , Program Analysis We have to find the greater of two...

Program Analysis We have to find the greater of two given  number. We  can store the given  numbers  in two  different  registers ( suppose register A and B). Then we will com

Testing for continuity-earthing, Testing for Continuity : You may have obs...

Testing for Continuity : You may have observed sometimes that when all the connections in the appliance as well as the plug are made properly the appliance may still not work. Thi

Compute the attenuation, Q. A rectangular air-?lled RG-52/U is made of bras...

Q. A rectangular air-?lled RG-52/U is made of brass (ρ = 3.9 × 10-8 m) and has dimensions a = 22.86 mm and b = 10.16 mm. (a) Determine ¯ Z0(= R0) at the limits of the practica

Back emf, Transistor Switching Circuit Design a) Sketchy a schematic d...

Transistor Switching Circuit Design a) Sketchy a schematic diagram showing how a transistor can be used to control the operation of a relay b) Determine what is meant by ba

Conductometry experiment, why conductance is not zero at end pont? reply as...

why conductance is not zero at end pont? reply as soon as possible.

New asic design flow, There is a requirement to propose a new ASIC design f...

There is a requirement to propose a new ASIC design flow within your company, from VHDL design capture through to GDSII tape out.  It is very important that the flow includes all t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd