Salient features of a parallel programmable interface-8255, Computer Engineering

Assignment Help:

Determine the salient features of a parallel programmable interface, 8255.

24 I/O lines in 3 8-bit port groups - A, B, C
A, B can be 8-bit input or output ports
C can serve as 2 4-bit input or output ports
3 modes of operation:

- Mode 0: A, B, C simple input or output level sensitive ports

- Mode 1: A, B input or output ports with strobe control in C

- Mode 2: A is bidirectional with control/handshake in B and C

A, B can only change 1 byte at a time
C has individual bit set/reset capability
Advantage is non-dedicated circuit can change port configuration with software and no 'glue logic'
Ports A, B, and C are used for I/O data.
The control register is programmed to select the operation mode of the three ports A, B, and C.
Mode0: simple I/O mode
Any of the ports A, B, CL and CU can be programmed as input or output.
No control of individual bits (all bits are out or all bits are in)
Mode 1: Ports A and B can be used as input or output ports with handshaking.
Mode2: Port A can be used as bidirectional I/O port with handshaking

Related Discussions:- Salient features of a parallel programmable interface-8255

Explain shared memory system and tightly coupled system, Shared Memory Syst...

Shared Memory System / Tightly Coupled System Shared memory multiprocessors have the subsequent features: For real-time high-speed processing these systems are preferabl

Recordable cds and dvds, Optical disk becomes an attractive alternative for...

Optical disk becomes an attractive alternative for backing up information from hard disk drives and employs large text, audio and video data. Advent of CD-ROM-R and DVD-ROM-R has b

Show the mips addressing modes, Q. Show the MIPS Addressing Modes? MIP...

Q. Show the MIPS Addressing Modes? MIPS Addressing Modes MIPS employs various addressing modes: 1. Uses Register as well asimmediate addressing modes for operations.

Define a gate fix asic-based design in short, Define a Gate Fix ASIC-based ...

Define a Gate Fix ASIC-based design in short. Gate Fix ASIC-based design: A Gate Fix implies that a select number of gates and their interconnections may be subtracted or ad

What is pci bus, What is PCI bus? The Peripheral component interconnect...

What is PCI bus? The Peripheral component interconnect(PCI) bus is a standard that handles the functions found on a processor bus but in a standardized format that is independe

The functions islower() and tolower(), Distinguish among the functions islo...

Distinguish among the functions islower() and tolower(). islower( ) and tolower( ): islower(c) is a character testing function described in ctype.h header file. This

What are the different tones used in strowger telephony, What are the diffe...

What are the different tones used in strowger telephony? Explain with the help of waveforms and the timings. Dial Tone: it is used to indicate that the exchange is ready to r

Provision for data buffering, Data buffering is quite helpful for purpose o...

Data buffering is quite helpful for purpose of smoothing out gaps in speed of processor and I/O devices. Data buffers are registers that hold I/O information temporarily. I/O is pe

Execution of micro-program, The micro-instruction cycle can comprises two b...

The micro-instruction cycle can comprises two basic cycles: the fetch and execute. Here in the fetch cycle address of micro-instruction is produced and this micro-instruction is pu

Explain about candidate check, The process which is underlined throughout t...

The process which is underlined throughout the check of base data is called as candidate check. When performing candidate check performance varies either towards the positive side

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages