Risc architecture - computer architecture, Computer Engineering

Assignment Help:

RISC  architecture - computer architecture:

What is reduced regarding it? The answer of this question is that to make all instructions the equal length the number of bits that are used for the opcode is reduced. Accordingly fewer instructions are provided. The instructions that were thrown out are the less significant string and BCD (binary-coded decimal) operations. Acutely, now that memory access is limited there aren't various kinds of MOV instructions or ADD instructions. Therefore the previous architecture is called CISC (Complete Instruction Set Computer). RISC architectures are also known as LOAD/STORE architectures.

The number of registers in RISC is typically 32 or more. The first the MIPS 2000 and RISC CPU has 32 GPRs as different to 16 in the 68xxx architecture and 8 in the 80x86 architecture. The only disadvantage of RISC is the code size of it. Typically more instructions are required and there is a waste in short instructions (POP, PUSH).

 

 


Related Discussions:- Risc architecture - computer architecture

Define memory read and write operation, Define Memory read and write operat...

Define Memory read and write operation The transfer of information from a memory word to outside environment is known as read operation. The transfer of new information to be k

Execute a reduce operation over members of specified group, Q. Execute a re...

Q. Execute a reduce operation over members of specified group? int info = pvm_reduce( void (*func)(), void *data, int count, int datatype, int msgtag, char    *group, int root

What is floppy drives, Q. What is Floppy Drives? Disks used with a flop...

Q. What is Floppy Drives? Disks used with a floppy disk drive are small removable disks fabricated of plastic coated with magnetic recording material. Disk rotates at 360RPM. F

The interface chip design, This is an embedded system that involves the int...

This is an embedded system that involves the integration of hardware and software design stages. It consists of the user interface (keypads and LCD display) and two Peripheral Inte

Input-output-processor interconnection network (iopin), Input-Output-Proces...

Input-Output-Processor Interconnection Network (IOPIN): This interconnection network is designed for communication between I/O Channels and processors. Every single one proces

History of e-commerce, In 1960: The purpose of e-commerce was to exchange t...

In 1960: The purpose of e-commerce was to exchange the electronic data. In 1970s: Electronic Fund Transfers or EFT was developed which considered as huge impact in the emerging

Convert logic circuit in a binary code, The logic circuit given below, conv...

The logic circuit given below, converts a binary code y 1 y 2 y 3 into Ans. Gray code is X1 = Y1,   X2 = Y1 XOR Y2  ,   X3 = Y1 XOR Y2 XOR Y3 For

What are the server specific middle wares, What are the server specific mid...

What are the server specific middle wares? Server specific middle wares. Their role in e-commerce. Additional features needed by e-commerce server. Middleware is the term of

Various ways of floating point representation in memory, Describe the vario...

Describe the various ways of floating point representation in memory. What is the importance of normalizing the mantissa in this representation? Explain it by example(s)?

Explain vector processing issues in pipelining, Vector Processing   A...

Vector Processing   A vector is an ordered set of similar type of scalar data items. The scalar tem may be a logical value, an integer or a floating point number. Vector proce

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd