Risc architecture - computer architecture, Computer Engineering

Assignment Help:

RISC  architecture - computer architecture:

What is reduced regarding it? The answer of this question is that to make all instructions the equal length the number of bits that are used for the opcode is reduced. Accordingly fewer instructions are provided. The instructions that were thrown out are the less significant string and BCD (binary-coded decimal) operations. Acutely, now that memory access is limited there aren't various kinds of MOV instructions or ADD instructions. Therefore the previous architecture is called CISC (Complete Instruction Set Computer). RISC architectures are also known as LOAD/STORE architectures.

The number of registers in RISC is typically 32 or more. The first the MIPS 2000 and RISC CPU has 32 GPRs as different to 16 in the 68xxx architecture and 8 in the 80x86 architecture. The only disadvantage of RISC is the code size of it. Typically more instructions are required and there is a waste in short instructions (POP, PUSH).

 

 


Related Discussions:- Risc architecture - computer architecture

Selection - artificial intelligence, Selection - artificial intelligence: ...

Selection - artificial intelligence: However the first step is to choose the individuals that will have a shot at becoming the parents of the next generation. Hence this is kn

Explain basic function of keyboard, Q. Explain basic function of Keyboard? ...

Q. Explain basic function of Keyboard? Keyboard is the major input device for your computer. It is an accurate and fast device. The multiple character keys permit you to transm

Addressing relationship for main memory and cache, Q. Addressing Relationsh...

Q. Addressing Relationship for Main Memory and Cache? In the normal case there are 2k words in cache memory and 2n words in main memory. The n-bits memory address is splitted i

Graph has a minimum spanning tree already computed, Assume that a graph has...

Assume that a graph has a minimum spanning tree already computed.  How fastly can the minimum spanning tree be updated if a new vertex and incident edges are added to G? If the

Explain erasable programmable rom (eprom) - computer memory, Explain Erasab...

Explain Erasable Programmable ROM (EPROM) - Computer Memory? An EPROM is a ROM that can be reprogrammed and erased. A little glass window is installed at the top of the ROM pac

Carry save addition and generated and propagate function, Explain carry sav...

Explain carry save addition (CSA) process. Ans: Instead of allowing the carries ripple along the rows, they can be saved and then introduced into the next roe at the right wei

Design a mod-12 synchronous up counter, Design a mod-12 Synchronous up coun...

Design a mod-12 Synchronous up counter. Ans. Design of a mod 12 synchronous counter by using D-flipflops. I state table Present state                                   Next

Determine the firewall in intranet technology, Determine the firewall in In...

Determine the firewall in Intranet technology Firewall remains the basic foundation of Internet and Intranet security, for many users getting into the corporate Intranet would

Difference between global and local variables, Global and Local Variables ...

Global and Local Variables Global variables: The features are as pursue Declared outside of all functions or before main. These can be used in all the functions in the progra

Explain syntax of recursion, Syntax of recursion int fib(int num) /*...

Syntax of recursion int fib(int num) /* Fibonacci value of a number */ {      switch(num) { case 0: return(0); break; case 1: return(1); break; default:  /* Incl

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd