Risc architecture - computer architecture, Computer Engineering

Assignment Help:

RISC  architecture - computer architecture:

What is reduced regarding it? The answer of this question is that to make all instructions the equal length the number of bits that are used for the opcode is reduced. Accordingly fewer instructions are provided. The instructions that were thrown out are the less significant string and BCD (binary-coded decimal) operations. Acutely, now that memory access is limited there aren't various kinds of MOV instructions or ADD instructions. Therefore the previous architecture is called CISC (Complete Instruction Set Computer). RISC architectures are also known as LOAD/STORE architectures.

The number of registers in RISC is typically 32 or more. The first the MIPS 2000 and RISC CPU has 32 GPRs as different to 16 in the 68xxx architecture and 8 in the 80x86 architecture. The only disadvantage of RISC is the code size of it. Typically more instructions are required and there is a waste in short instructions (POP, PUSH).

 

 


Related Discussions:- Risc architecture - computer architecture

How can we use ordered lists, Q. How can we use Ordered Lists? Lists ha...

Q. How can we use Ordered Lists? Lists having numbered items are termed as ordered lists. They are used when items in the list have a natural order. They can also be used when

Define process, Define Process Process is a program in execution; proc...

Define Process Process is a program in execution; process execution should progress in sequential fashion. A process involves: a) Program counter  b) Stack c) Data se

Give difference between compiler and interpreter, Give difference between c...

Give difference between compiler and interpreter. Compiler: It is a translator for machine independent HLL as FORTRAN and COBOL etc. Interpreter: It analysis the source

Define clock rate, Define clock rate? The clock rate is given by, R=1/P...

Define clock rate? The clock rate is given by, R=1/P, where P is the length of single clock cycle.

Explain the general model for the translation process, Write down the gener...

Write down the general model for the translation process. For the translation process the general model can be represented as given here:

What is reentrant tasks and functions, What is reentrant tasks and function...

What is reentrant tasks and functions Tasks and functions without optional keyword automatic are static , with all declared items being statically allocated. These items will b

Assembly directives and pseudo-ops, Assembly directives and pseudo-ops: ...

Assembly directives and pseudo-ops: Assembly directives are which instructions that executed by the assembler at assembly time, not by the CPU at run time. They can build the

Example of input a single digit, Q. Example of Input a Single Digit? I...

Q. Example of Input a Single Digit? Input a Single Digit for example (0,1, 2, 3, 4, 5, 6, 7, 8, 9)  CODE SEGMENT   ... ; Read a single digit in BL register with ech

Use of delay loops, A very useful application of assembly is to generate de...

A very useful application of assembly is to generate delay loops. These loops are used for waiting for some time before execution of subsequent instruction. However how to find

Performance and issues in pipelining-efficiency, Performance and Issues in ...

Performance and Issues in Pipelining Efficiency:  The efficiency of a pipeline can be calculated as the ratio of busy time span to the entire time span including the idle time

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd