Risc approach - computer architecture, Computer Engineering

Assignment Help:

RISC Approach - computer architecture:

The RISC processors only use easy instructions that can be executed within one clock cycle. therefore, the "MULT" command discussed above could be divided into three separate commands: 1)"LOAD," which  is used to moves data from the memory bank to a register, 2) "PROD," which is used to finds the product of two operands located within the registers, and  3) "STORE," which is used  moves data from a register to the memory banks. In order to perform the precise series of steps described in the CISC approach, a programmer would require coding 4 lines of assembly:

LOAD A, 2:3

LOAD B, 5:2

PROD A, B

STORE 2:3, A

Firstly, it may seem like a much less competent way of completing the operation. Because there are more lines of code so more RAM is required to store the assembly level instructions. The compiler ought to be performing more work to convert a high-level language statement into the code of this form.

 

 


Related Discussions:- Risc approach - computer architecture

What are the end-to-end layers of osi structure, What are the end-to-end la...

What are the end-to-end layers of OSI structure? The layers 4 to 7 of ISO-OSI reference model communicate along with peer entities into the end systems. Now here is no communi

Subprogram or procedure level, SubProgram or Procedure Level This level...

SubProgram or Procedure Level This level consists of subroutines, procedures or subprograms. Average grain size is used at this level containing various thousands of instructio

Address phase timing - computer architecture, Address phase timing: On...

Address phase timing: On the rising edge of clock 0, the initiator notes IRDY # and FRAME# both high, and GNT# low, so it drives the command, address and asserts FRAME# in tim

Illustrate organisation of dram chip, Q. Illustrate Organisation of DRAM Ch...

Q. Illustrate Organisation of DRAM Chip? The given figure is a typical organisation of 16 mega bit DRAM. It displays a typical organisation of 2048 × 2048 × 4 bit DRAM chip. Me

Avl tree rotation and b tree construction in data structure, Elements are g...

Elements are given 3,14,7,1,8,5,11,17,,6,23,12,20,26,4,16,18,24,25,19 We will construct b tree and avl tree And after that delete some integers

Define the Load address for the first word of the program, Load address for...

Load address for the first word of the program is called? Ans. load address origin is known as load address for the first word of the program.

How to creating a key pair, How to Creating a Key Pair You can make a...

How to Creating a Key Pair You can make a key pair using the Strong Name tool (Sn.exe). Key pair files usually have an .snk extension. To create a key pair at the command

Which important terminal required between dte and pstn, An important termin...

An important terminal that is required between DTE and PSTN is (A)  Server                                      (B) MODEM (C)  Relay

.bus, clasification of bus

clasification of bus

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd