Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Reverse Recovery Characteristics
At the end of forward conduction in diode reverse current flows for a short time. The device doesn't attain its full blocking capability until the reverse current cease. The reverse current flows in the interval called reverse recovery time. During this time charge carriers stored in the diode at the end of forward conduction are removed. Actually when a power diode has been conduction in the forward direction sufficiently long to establish the steady state there will be a charge due to minority carriers present. Before the device can block in the reverse direction this charge must be extracted.
This extraction takes the from of a transient reverse current and this together with the reverse bias voltage results in additional power dissipation which reduces the rectification efficiency. Reverse recovery time is measured instant the current recovers to 25% of its peak reverse value. low reverse state forward current and low reverse bias voltage increase recovery time. High rate of all of anode current reduces recovery time but increase stored charge. High junction temperature is increase both recovery time and stored charge.
There are two parts of reverse recovery time. One is the time between zero crossing of forward current and peak reverse current. During this time period, charges stored in depletion region is removed. The other part of t measured form the instant of peak reverse current to the instant where 25% of peak reverse current is reached. During this time period charges from the two semiconductor layer are removed.
The shaded area in figure represents the stored charge or reverse recovery charge which must be removed during the reverse recovery time. The ration ½ is known as softness factor. Voltages transient occurs during the time diode recovers is measured by the factor.
b. forward voltage drop vf and forward current if gives the power loss in a diode. The total power loss in given by average value of V f i f during time t2 major power loss occurs in a diode. As shown in figure peak reverse current IFP is given by
I = RP = t1 di/ dt
Where Do/ dt is the rate of rise of reverse current. If the reverse recovery characteristics is assumed as a triangle shape then storage charge Q can be written as .
Q = ( ½) (IRP ) (t rr).
Q. Athree-phase, 600-kVA, 2300:230-V,Y-Ytrans- former bank has an iron loss of 4400 W and a full- load copper loss of 7600 W. Find the efficiency of the transformer for 70% full lo
The potential drop between the terminals of a battery is equal to the battery's EMF when: a) No current is drawn from the battery b) A very large current is drawn from th
Speed Control of DC Series Motor A half wave circuit for the speed control of DC series motor is shown in figure and corresponding wave from is shown in figure consis
In the previous two years, a lot of innovation has come in the mobile computing world. Apple has launched very imaginative mobile phone, iphone and ipad along with app store. Googl
What is Direct memory access? Direct memory access (DMA) is a process wherein an external device takes over the control of system bus by the CPU.DMA is for high-speed data tran
Illustrate about the Digital televisions Microprocessor would be used to control the below features, for instance: - Automatically tuning into television stations - allow
You are to choose a particular application, model and simulate it using MATLAB and or SIMULINK. 1. Modelling 2. Testing and verification of the model 3. Demonstration o
Calculation of Aggregate Technical and Commercial Loss The concept of AT&C loss was introduced within 2001-02. The AT&C losses are presently in the range of 18% to 62% in seve
Explain the delay model based on logical effort often used in estimating delays in logic cells. Hence use the model to predict the delay of a 4-input NOR logic cell with a 3 times
1) Study the CPLD Design Project Brief to gain an understanding of the project, and the System Specification, Circuit Description, Pre-processing and Post-processing Requirements f
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd