Reduced instruction set computer - risc, Computer Engineering

Assignment Help:

Reduced Instruction Set Computer (RISC):

As we discussed before most of the modern CPUs are of the GPR (General Purpose Register) type. A few instances of such type of CPUs are the, IBM 360, Intel 80x86 ,Motorola 68xxx and DEC VAX But as these CPUS were obviously better than previous accumulator and stack based CPUs they were yet lacking in various areas:

1. The instructions were of varying length from 1 byte to 6-8 bytes. It is reason of problems with the pre- fetching and pipelining of instructions.

2. ALU (Arithmetic Logical Unit) instructions could have operands that were memory locations. Since the number of cycles it takes to access memory varies so does the all instruction. It isn't good for pipelining, compiler writers and several multiple issues.

3. Most of the ALU instruction had only 2 operands where 1 of the operands is also the destination. It means this operand is cracked in the time operation or it ought to be saved before somewhere.

Therefore in the early 80's the idea of RISC was come. The SPARC project was begun at Berkeley and the MIPS project at Stanford. RISC means Reduced Instruction Set Computer. The ISA is composed of instructions that all have accurately the similar size, typically 32 bits. so they can be pipelined  and pre-fetched and successfully. All of the ALU instructions have 3 operands which are just registers. Only memory access is throughout explicit LOAD/STORE instructions. Therefore A = B + C can be assembled as:

LOAD   R1, A

LOAD   R2, B

ADD     R3, R1, R2

STORE C, R3


Related Discussions:- Reduced instruction set computer - risc

Example on public divisor, Q. Example on PUBLIC DIVISOR? Linker appends...

Q. Example on PUBLIC DIVISOR? Linker appends all segments having the same name and PUBLIC directive with segment name into one segment. Their contents are pulled together in co

Explain in brief about the insert operation, INSERT OPERATION The inser...

INSERT OPERATION The insert operation inserts a new value into a set of bits. This is done by first masking bits and then O ring them with required value. For illustration, sup

What is bus arbitration, What is bus arbitration? It is method by which...

What is bus arbitration? It is method by which the next device to become the bus master is selected and bus mastership is transferred to it. There are two ways for doing this:

Enum statement differ from a typedef statement, How does an enumstatement d...

How does an enumstatement differ from a typedef statement? Typedef statement permits user to define an identifier that would show an exiting data type. The user-defined data

How to detect a sequence of 1101, Use 4 D-bascules connected in serial all ...

Use 4 D-bascules connected in serial all synchronized with the similar CLK. Then connect all 4 outputs, & 2nd output must reverse, of the D-bascule to an AND logic. The output of t

Evaluate physical address of top of stack, Q. Evaluate Physical address of ...

Q. Evaluate Physical address of top of stack? Value of stack segment register (SS) = 6000h Value of stack pointer (SP) which is Offset = 0010h  So Physical address of top

Define technique of improving priority of process wait queue, is a techniqu...

is a technique of improving the priority of process waiting in Queue for CPU allocation? Ageing is a technique of enhancing the priority of process waiting in Queue for CPU all

What is the use of boot block, What is the use of boot block? For a com...

What is the use of boot block? For a computer to start running when powered up or rebooted it needs to have an initial program to run. This bootstrap program tends to be simple

Mathematical applications, The current 32 and 64 bit machines can represent...

The current 32 and 64 bit machines can represent integers of around 9 digits and 30 digits respectively, while various scientific and mathematical applications have to represent in

What is double data rate sdram, What is double data rate SDRAM?  Double...

What is double data rate SDRAM?  Double data rates SDRAM are those which can transfer data on both edges of the clock and their bandwidth is fundamentally doubled for long burs

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd