Reduced instruction set computer - risc, Computer Engineering

Assignment Help:

Reduced Instruction Set Computer (RISC):

As we discussed before most of the modern CPUs are of the GPR (General Purpose Register) type. A few instances of such type of CPUs are the, IBM 360, Intel 80x86 ,Motorola 68xxx and DEC VAX But as these CPUS were obviously better than previous accumulator and stack based CPUs they were yet lacking in various areas:

1. The instructions were of varying length from 1 byte to 6-8 bytes. It is reason of problems with the pre- fetching and pipelining of instructions.

2. ALU (Arithmetic Logical Unit) instructions could have operands that were memory locations. Since the number of cycles it takes to access memory varies so does the all instruction. It isn't good for pipelining, compiler writers and several multiple issues.

3. Most of the ALU instruction had only 2 operands where 1 of the operands is also the destination. It means this operand is cracked in the time operation or it ought to be saved before somewhere.

Therefore in the early 80's the idea of RISC was come. The SPARC project was begun at Berkeley and the MIPS project at Stanford. RISC means Reduced Instruction Set Computer. The ISA is composed of instructions that all have accurately the similar size, typically 32 bits. so they can be pipelined  and pre-fetched and successfully. All of the ALU instructions have 3 operands which are just registers. Only memory access is throughout explicit LOAD/STORE instructions. Therefore A = B + C can be assembled as:

LOAD   R1, A

LOAD   R2, B

ADD     R3, R1, R2

STORE C, R3


Related Discussions:- Reduced instruction set computer - risc

What are the important tools of a three-tier client server, What are the im...

What are the important tools of a three-tier client server? In a three-tier or multi-tier environment, there the client implements the presentation logic or the client. The bus

What is meant by latch, Latch is a D- type flip-flop used as a temporary st...

Latch is a D- type flip-flop used as a temporary storage device controlled by a timing signal, which can kept 0 or 1. The primary function of a Latch is data storage. It is used in

What is ternary association, What is ternary association Associations c...

What is ternary association Associations can be binary, ternary, or have higher order. In use, the vast majority of it is binary or ternary associations. Except a ternary assoc

Assembly langaauge microprocessor, write alp to perform bcd addition withou...

write alp to perform bcd addition without using procedure

Explain vector-scalar instructions, Vector-Scalar Instructions In this ...

Vector-Scalar Instructions In this category, when combination of vector and scalar are fetched and stored in vector register. These instructions are referred with the subsequen

Conducting materials, calculate the number of states per unit volume in an ...

calculate the number of states per unit volume in an energy interval of 0.01eV above the Fermi energy of Na metal. The Fermi energy of Na at 0 K=3eV.

What is SSTF, SSTF stands for ? Ans. Shortest-Seek-time-first scheduli...

SSTF stands for ? Ans. Shortest-Seek-time-first scheduling.

The maximum number of dimensions an array can have in c, The maximum number...

The maximum number of dimensions an array can have in C is C permits arrays of three or more dimensions. The exact limit is examined by the compiler.

Explain adaptive routing, Explain adaptive routing. Adaptive routing de...

Explain adaptive routing. Adaptive routing defines the ability of a system, by which routes are characterised through their destination, to change the path that the route takes

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd