Real-time systems, Computer Engineering

Assignment Help:

This document is intended to help students get started with the real-time systems (RTS) assignment. We will start on the assignment together in the laboratory. Students will then complete the assignment, and analyse real-time design aspects (e.g. threads, mutexes, deadlocks etc), as per the original 2011 instructions, in their own time, and hand in the report by the due date.    

Instructions
1.  Download the following items from the course website, under the "RTS Resources" section, to a working folder:

a)  "Practical Assignment" - linked to the "RTS_practial_assignment_2011sp1.pdf" document.

b)  "Source code for practical assignment" - linked to "RTS_practical_1_2011sp1.zip"

c)  "Patch for practical assignment" - linked to "RTS_practical_1_2012_patch.zip"

2.  Unzip the downloaded files in the working folder.

3.  Start Microsoft Visual Studio (2010 professional is used here). Students are encouraged to familiarise themselves with this, popular, powerful, flexible and developer-friendly tool. Visit the online MSDN Developer Center for help.  

4.   (Left) Click on "New Project ..." on the start page.

5.  Make a new Visual C++ Win32 Console Application named "RTS_prac" in your working folder.

a)  Under application settings, check the "Empty Project" option.

6.  From within the Solution Explorer,  
a)  Right click on Header Files and add the two .h files downloaded to the "RTS_practical_1_2011sp1" directory ("Existing Items").

b)  Right click on Source Files and add the two .c files downloaded to the "RTS_practical_1_2011sp1" directory ("Existing Items").

7.  Each .c file contains its own main() function. Comment out all source code in the file that you do not want to use.

8.  We now need to add the POSIX functionality, provided by a 3rd party. Source code is freely available, but it is not necessary for what we would like to do here. We can just link our project with the built code.


Related Discussions:- Real-time systems

What is verilog case 1, What is verilog case (1) ? wire [3:0] x; al...

What is verilog case (1) ? wire [3:0] x; always @(...) begin case (1'b1) x[0]: SOMETHING1; x[1]: SOMETHING2; x[2]: SOMETHING3; x[3]: SOMETHING4; endcase

Assignment for statical natural language processing, Hi I study master of ...

Hi I study master of computer science I have assignment for subject statical natural language processing . I need solved due date on 6 May2014 at 11 pm Australia time I need yo

Explain how the different access methods work, Question: (a) Primary an...

Question: (a) Primary and secondary memory differs in their way they access data: (i) Mention the four generic access methods usually present in a computer system. (ii) E

Explain frequency division multiplexing, Explain FDM and show how CCITT sta...

Explain FDM and show how CCITT standards help in building the base band? Frequency Division Multiplexing: This is the process of combining some information channels through s

Explain the methods of implementing interacting processes, Explain any two ...

Explain any two methods of implementing interacting processes. Two methods of implementing interacting process are given below: (i) Shared memory solution: In this scheme

Various interconnection networks-fully connected, Various Interconnection N...

Various Interconnection Networks Fully connected: This is the most controlling interconnection topology.In this each node is directly linked to all other nodes. The shortcomi

How to copy several files in one stroke, Q. How to copy several files in on...

Q. How to copy several files in one stroke? The COPY command can also be used to copy several files in one stroke by using wildcards. For example, consider the following comman

Uml, what is uml ?

what is uml ?

Flynn’s classification, Flynn's Classification  This classification was...

Flynn's Classification  This classification was early proposed and studied by Michael Flynn in 1972. Flynn did not believe the machine architecture for organization of parallel

What are the 2 other types of views, What are the 2 other types of Views, w...

What are the 2 other types of Views, which are not allowed in Release 3.0? The two views are:- Structure Views. Entity Views.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd