Real-time systems, Computer Engineering

Assignment Help:

This document is intended to help students get started with the real-time systems (RTS) assignment. We will start on the assignment together in the laboratory. Students will then complete the assignment, and analyse real-time design aspects (e.g. threads, mutexes, deadlocks etc), as per the original 2011 instructions, in their own time, and hand in the report by the due date.    

Instructions
1.  Download the following items from the course website, under the "RTS Resources" section, to a working folder:

a)  "Practical Assignment" - linked to the "RTS_practial_assignment_2011sp1.pdf" document.

b)  "Source code for practical assignment" - linked to "RTS_practical_1_2011sp1.zip"

c)  "Patch for practical assignment" - linked to "RTS_practical_1_2012_patch.zip"

2.  Unzip the downloaded files in the working folder.

3.  Start Microsoft Visual Studio (2010 professional is used here). Students are encouraged to familiarise themselves with this, popular, powerful, flexible and developer-friendly tool. Visit the online MSDN Developer Center for help.  

4.   (Left) Click on "New Project ..." on the start page.

5.  Make a new Visual C++ Win32 Console Application named "RTS_prac" in your working folder.

a)  Under application settings, check the "Empty Project" option.

6.  From within the Solution Explorer,  
a)  Right click on Header Files and add the two .h files downloaded to the "RTS_practical_1_2011sp1" directory ("Existing Items").

b)  Right click on Source Files and add the two .c files downloaded to the "RTS_practical_1_2011sp1" directory ("Existing Items").

7.  Each .c file contains its own main() function. Comment out all source code in the file that you do not want to use.

8.  We now need to add the POSIX functionality, provided by a 3rd party. Source code is freely available, but it is not necessary for what we would like to do here. We can just link our project with the built code.


Related Discussions:- Real-time systems

Explain user datagram protocol, Explain User Datagram Protocol. UDP(Use...

Explain User Datagram Protocol. UDP(User Datagram Protocol) : User Datagram Protocol uses a connectionless communication paradigm. It is an application using UDP does not re

Fingerprint- biometric computer security systems, Fingerprint- Biometric co...

Fingerprint- Biometric computer security systems First of all, fingerprint is the most commonly used biometric technology, because every person has unique fingerprints and the

Block format and disk layout on cd-rom, Q. Block Format and Disk Layout on ...

Q. Block Format and Disk Layout on CD-ROM? A typical block format is displayed in Figure (a). It comprises the subsequent fields: Sync: Sync field identifies beginning o

How do we synthesize verilog into gates with synopsys, How do we synthesize...

How do we synthesize Verilog into gates with Synopsys?  The answer can, of course, occupy various lifetimes to completely answer.. BUT.. a straight-forward Verilog module can b

Multiple stack, how to implement the multiple stack

how to implement the multiple stack

Processor, what is the difference between i5 and i7 processor?

what is the difference between i5 and i7 processor?

Difference between property get, Set Value is ready to ActiveX Object from ...

Set Value is ready to ActiveX Object from the form. Let Value is retried to ActiveX Object from the form. Get- Assigns the value of an expression to a variable or property.

Define external layer, Define external layer? The external layer is the...

Define external layer? The external layer is the plane at which the user sees and interacts with the data, that is, the data format in the user interface.  This data format is

Determine about the security methods, Determine about the Security methods ...

Determine about the Security methods Security methods also protect information from accidental or intentional modification, manipulation or destruction. Most security experts o

Determine the logic gate having input 0 and output 1, The output of a logic...

The output of a logic gate is 1 when all its inputs are at logic 0. The gate is either ? Ans. When all inputs of logic gate at logic 0 and output is 0. The gate is either a NOR

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd