Push instruction - stack operations , Electrical Engineering

Assignment Help:

PUSH Instruction

This  instruction copies  the contents  of the specified  register  pair into the  stack. The  contents  of stack  pointer register  are decremented by two. The  instruction format  is

PUSH RP

PUSH B  - contents of BC register pair  are copied  into stack.

PUSH D -  content DE register pair  are copied into stack.

PSUH H -   contents  of HL registers  pair are  copied into stack.


Related Discussions:- Push instruction - stack operations

Explain the neg instruction, Explain the NEG instruction. NEG: Two's c...

Explain the NEG instruction. NEG: Two's complement or arithmetic sign inversion (NEG). The NEG instruction two's complements a number that means that the arithmetic sign of a

Define memory for a digital computer, Q. Define Memory For a digital comput...

Q. Define Memory For a digital computer? For a digital computer which stores both programs and data, memory can be divided into three types: random-access memory, mass storage,

Explain p - type semiconductor, Explain p - Type semiconductor. p - ...

Explain p - Type semiconductor. p - Type semiconductor:- (i) If small amount of trivalent impurity is added with to a pure semiconductor giving a large no. of holes in t

Explain internal data bus, Q. Explain Internal Data Bus? Internal Data ...

Q. Explain Internal Data Bus? Internal Data Bus: A bus which operates only within internal circuitry of the CPU, communicating among internal caches of memory which are part of

Define shunt var compensation, Define Shunt VAr Compensation? Shunt cap...

Define Shunt VAr Compensation? Shunt capacitors absorb leading VArs (i.e. they are used to supply lagging VArs) whereas reactors are used to absorbs lagging VArs. Capacitors an

Grey code to excess 3 using nand gates, I need to do this experiment. Can a...

I need to do this experiment. Can anyone help me out doing this

Find a minimum two level, Find a minimum two level, multiple-output AND-OR ...

Find a minimum two level, multiple-output AND-OR gate circuit to realize these functions (eight gates minimum). F 1 (a,b,c,d) =Σm(10,11,12,15) +D (4,8,14) F 2 (a,b,c,d) =Σm(4

Importance of microprocessor , Importance of  Microprocessor Now few  ...

Importance of  Microprocessor Now few  questions  may arise in one  mind that  when  advance processor  like  Pentium IV are available  in market why  we are learning 8035 mic

Difference between div and idiv instructions, Mention how do the DIV & I...

Mention how do the DIV & IDIV instructions differ in their functionality DIV: Unsigned numbers division and IDIV: Signed number division.

Gis application architecture, GIS application architecture: GIS applic...

GIS application architecture: GIS application architecture should 1  Give a framework and the essential programming interfaces to enable complex GIS applications to be deve

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd