Pros and cons of general purpose register architecture, Computer Engineering

Assignment Help:

Q. Pros and Cons of general purpose register architecture?

General Purpose Register Architecture: Pros and Cons

  • Registers can be employed to store variables as it decreases memory traffic and boosts up execution. It also increases code density as register names are shorter than memory addresses.
  • Instructions shouldcomprise bits to specify which register to operate on henceforth large instruction size than accumulator type machines.
  • Memory access can be minimized (registers can hold many intermediate values).
  • Implementation is complex as compiler writer has to try to maximize register usage.

While most early machines used accumulator architectures or stack in the last 15 years all CPUs made are GPR processors. The 3 main reasons are that registers are faster than memory; the more data that can be kept internally in CPU the faster the program will execute. The third reason is that registers are easier for a compiler to use.  

However while CPU's with GPR were clearly better than previous stack and accumulator based CPU's yet they were lacking in various areas. The areas being: Instructions were of varying length from 1 byte to 6-8 bytes. This causes problems with pre-fetching and pipelining of instructions. ALU instructions can have operands which were memory locations since the time to access memory is slower and so does the whole instruction.  

So in the early 1980s the concept of RISC was presented. RISC signifies Reduced Instruction Set Computer. Unlike CISC this ISA uses fewer instructions with simple constructs so they can be executed much faster within CPU without having to use memory as often. First RISC CPU, the MIPS 2000 has 32 GPRs. MIPS is a store/load architecture that means only load and store instructions access memory. All other computational instructions preform only on values stored in registers.


Related Discussions:- Pros and cons of general purpose register architecture

Find the simplified function f and implement, Q. F'(a,b,c,d) = (a + b + d')...

Q. F'(a,b,c,d) = (a + b + d')(a + c' + d')(a + b' + c') d'(a,b,c,d) = (a + b' + c + d')(a' + c' + d')(a' + b + d) Find the simplified function F and implement it using NOR Ga

Give difference between assembler and interpreter, Give difference between ...

Give difference between assembler and interpreter. Assembler: It is the translator for an assembly language of computer. An assembly language is a low-level programming langu

What is the most common biometrics, What is the most common biometrics? ...

What is the most common biometrics? The most common biometrics is the given below: Face geometry (Photo): In this the computer takes the picture of your face and matches t

What are the features of cisc processors, What are the Features of CISC Pro...

What are the Features of CISC Processors The standard features of CISC processors are listed below:  CISC chips have a large amount of dissimilar and complex instructions.

Define overflow, Define Overflow.  An overflow is a problem in digital ...

Define Overflow.  An overflow is a problem in digital computer due to the width of registers is finite. A result that contains n+ 1 bit cannot be accommodated in a register wit

Design a BCD to excess 3 code converter using NAND gates, Design a BCD to e...

Design a BCD to excess 3 code converter using minimum number of NAND gates. Hint: use k map techniques. Ans. Firstly we make the truth table: BCD no

Define rom, Define ROM? It is a non-volatile memory. It includes only r...

Define ROM? It is a non-volatile memory. It includes only reading of stored data.

What are modes of operation of centralized spc, What are modes of operation...

What are modes of operation of centralized SPC? In about all the present day electronic switching systems utilizing centralized control, only a two-processor configuration is

Determine no.of processes to avoid race condition, To avoid race condition,...

To avoid race condition, the maximum number of processes that may be simultaneously inside the critical section is The maximum number of processes is one to ignore race conditi

Define hit ratio, Define Hit ratio. The performance of cache memory is ...

Define Hit ratio. The performance of cache memory is frequently measured in terms of quantity called hit ratio. Hit-Find a word in cache. Miss-Word is not found in cache.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd