Program level-parallelism based on granularity size, Computer Engineering

Assignment Help:

Program Level:

It is the next level consisting of independent programs for parallelism. Coarse Granularity  size is used at this level containing ten thousands of instructions. Time sharing is get at this level of parallelism. Parallelism at this level has been exploited through the operating system.

                             The relation between parallelism and grain sizes levels has been given in Table 1.

                               1676_Program Level.png

Coarse grain parallelism is traditionally executed in tightly shared memory or coupled multiprocessors like the Cray Y-MP. Loosely coupled systems are used to implemented medium grain program segments. Fine grain parallelism has been considered  in SIMD organization of computers.

 


Related Discussions:- Program level-parallelism based on granularity size

Difference between reply-to and return-path , What is the difference betwee...

What is the difference between Reply-to and Return-path in the headers of a mail function? Ans) Reply-to: Reply-to is where to deliver the respond of the mail. Return-pat

Explain the structure of plasma panel display, a. Explain the meaning of fr...

a. Explain the meaning of frame buffer? Draw a block diagram showing the method for scanning out an image from frame buffer to display surface. b. Explain the structure of plasm

Computer grphics, Advantages of DDa algorithms for line drawimg

Advantages of DDa algorithms for line drawimg

Why does ftp use two standard ports, Why does FTP use two standard ports wh...

Why does FTP use two standard ports whereas other protocols, in general use only one port? Justify. File transfer protocol uses a control connection just to send commands and r

Where engaged tone is generated, E ngaged tone is generated in the: (...

E ngaged tone is generated in the: (A)  Telephone instrument of calling subscriber (B)  Telephone instrument of called subscriber (C)  Exchange (D)  Repeater

Define the types programmable logic devices?, Define the types Programmable...

Define the types Programmable logic devices? There are mostly three types PLDs. These are vary in the placement of fuses in the AND- OR array. 1. ROM- It has fixed AND array

Why is the wait-for-memory-function-completed, Why is the Wait-For-Memory-F...

Why is the Wait-For-Memory-Function-Completed step required when reading from or writing to the main memory? WMFC step is needed for the write control signal / read control si

Gantt chart, The Gantt chart shows the several activities of each processor...

The Gantt chart shows the several activities of each processor with respect to progress in time in idle-overhead -busy modes with respect to each processor. Kiviat diagram:  Th

What is typical storage hierarchy, Q. What is typical storage hierarchy? ...

Q. What is typical storage hierarchy? A typical storage hierarchy is displayed in Figure above. Though Figure shows only block diagram however it includes storage hierarchy:

Determine the purpose of GDTR, Elucidate the purpose of GDTR. If the microp...

Elucidate the purpose of GDTR. If the microprocessor sends linear address 00200000H to paging mechanism, which paging directory entry and which page table entry is accessed? GD

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd